

IEEE TRANSACTIONS ON ELECTRON DEVICES

# Two-Dimensional Van Der Waals Hafnium Disulfide and Zirconium Oxide-Based Micro-Interdigitated Electrodes Transistors

Shivani Sharma, Subhashis Das<sup>®</sup>, *Member, IEEE*, Robin Khosla<sup>®</sup>, *Senior Member, IEEE*, Hitesh Shrimali<sup>®</sup>, *Senior Member, IEEE*, and Satinder K. Sharma<sup>®</sup>, *Senior Member, IEEE* 

Abstract—There are indelible challenges related to transistor action and realization of emerging twodimensional van der Waals (vdW) multilayer (2D<sub>ml</sub>) fieldeffect transistors (FETs), to the post silicon technology era. For scalability, a cost-effective large area ultrafine thin films interface and band alignment of multilayer channel material with compatible gate dielectric are essential. Here, 2D<sub>ml</sub> hafnium disulfide (HfS<sub>2</sub>) and ZrO<sub>2</sub> are employed as channel material and gate dielectric, respectively, and anticipated that vdW interaction of said structures entails the high-quality interface with trivial dangling bonds and defects caused by lattice mismatch. The investigated AI/ZrO<sub>2</sub>/HfS<sub>2</sub>/AI<sub>*u*-IDE</sub> FETs exhibit the subthreshold swing (SS) ~65 mV/dec, I<sub>ON</sub>/I<sub>OFF</sub> ratio of ~104, transconductance of  $\sim$ 3.99  $\mu$ S, effective mobility of  $\sim$ 74 cm<sup>2</sup>/Vs at V<sub>gs</sub> of 2 V, and leakage current density of  $\sim$ 33.8 nA/cm<sup>2</sup> at V<sub>gs</sub> of -1 V. Thus, the steep SS, sturdy current saturation, low-voltage operation (~3 V), and leakage current establish the potential candidature of HfS<sub>2</sub> and ZrO<sub>2</sub>-based 2-D FETs for both conventional and ubiquitous electronics.

Index Terms—2-D field-effect transistors (FETs), hafnium disulfide (HfS<sub>2</sub>), high-quality interface, micro-interdigitated electrodes ( $\mu$ -IDEs), van der Waals (vdW) interaction, ZrO<sub>2</sub>.

Manuscript received 18 June 2022; revised 11 August 2022; accepted 14 August 2022. This work was supported in part by the Ministry of Human Resource Development, Government of India; and in part by the Science and Engineering Research Board, Government of India under N-PDF scheme with File PDF/2016/003135. The review of this article was arranged by Editor M. Lanza. (*Corresponding authors: Satinder K. Sharma; Hitesh Shrimali.*)

Shivani Sharma is with the Department of Electronics and Communication Engineering, KIET Group of Institutions, Ghaziabad 201206, India (e-mail: shivani.ec@kiet.edu.in).

Subhashis Das is with the Institute for Nanoscience and Engineering, University of Arkansas, Fayetteville, AR 72701 USA (e-mail: subhashis.ds@gmail.com).

Robin Khosla is with the Department of Electronics and Communication Engineering, National Institute of Technology Silchar, Assam 788010, India (e-mail: robin@ece.nits.ac.in).

Hitesh Shrimali and Satinder K. Sharma are with the School of Computing and Electrical Engineering, Indian Institute of Technology Mandi, Kamand 175005, India (e-mail: hitesh@iitmandi.ac.in; satinder@iitmandi.ac.in).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2022.3202510.

Digital Object Identifier 10.1109/TED.2022.3202510

### I. INTRODUCTION

T HE current bottleneck of forefront silicon technology can be excelled by layered van der Waals (vdW) transition metal dichalcogenides (TMDs), due to intuitive protean properties, such as ultimate scaling of material dimension in the vertical direction, minimization of the local potential variation at interface, extremely ultrathin channel geometries down to ~5 nm or beyond, finite bandgap, high carrier mobility, and promising ability to push scaling limit of 2-D electronics [1]. The key exotic feature of multilayered (2D<sub>ml</sub>)-based TMDs involves vdW interactions among the staking layers yielding a high-quality transistor-level film interface [1], [2], [3], [4], [5].

Hence, two-dimensional multilayer  $(2D_{ml})$ -based TMDs offer numerous benefits to extend further scaling trends of the electronic devices beyond Moore's law and render the attractive feasibility for nanoelectronics [6]. Recently, the ample of 2D<sub>ml</sub>-based TMDs in particular MoS<sub>2</sub>, MoSe<sub>2</sub>, WS<sub>2</sub>,  $WSe_2$ , hafnium disulfide (HfS<sub>2</sub>), and so on has attracted considerable attention, and a collection of them has been reported to a large extent [7], [8], [9]. Amid of these, HfS<sub>2</sub> has lately staged a potential candidature and complement to conventional 2-D TMDs due to octahedra coordination structure, monolayer thickness of  $\sim 0.59$  nm, and considerably high simulated electron mobility of  $\sim 1833 \text{ cm}^2/\text{V-s}$  in contrast to analogous systems. Also, HfS<sub>2</sub> remained less explored for the realization of the next-generation IC applications on various platforms. Over and above, the HfS<sub>2</sub> direct bandgap of  $\sim 1.2$  eV is advantageous over silicon for suppressing the source-to-drain tunneling and extending the scaling limit of transistors [10], [11], [12], [13].

In addition to many integration challenges of  $2D_{ml}$  TMDs for future CMOS technology, the accessibility of a compatible gate dielectric is foremost for better device performance and lower power consumption. There are different pathways for the reduction of power consumption, such as the 1) reduction of operating voltage to lessen the switching power; 2) minimization of standby power by lowering OFF-state leakage current; and 3) reduction of the subthreshold slope to turn the transistor "ON" at a relatively low voltage [14]. The high- $\kappa$  gate dielectrics integration with alternate semiconductors has emerged as a promising solution to the enhancement of

0018-9383 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Schematic process flow for the fabrication of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> device structure. (a)  $\mu$ -IDE through Photolithography. (b) Spicoating of HfS<sub>2</sub>. (c) RF sputtering of ZrO<sub>2</sub>. (d) Thermal deposition of Al.

transistor performance as it reduces gate leakage current with physically thicker film and enhances carrier mobility [15]. There is negligible accessibility of dangling bonds in multilayered  $(2D_{ml})$ -based TMDs; hence, one cannot expect the formation of new interfacial bonding with typically oxygen-containing high- $\kappa$  dielectrics [2], [16]. Furthermore, the vdW-based 2D<sub>ml</sub> TMDs/high- $\kappa$  dielectric structures can enhance the transistor action due to lower trap density with minimal lattice mismatch at the interface [17].

Limited reports are available, where  $HfS_2$  as a channel material is integrated with high- $\kappa$  dielectrics like  $HfO_2$  [18]. To the best of our knowledge, there are no such reports of  $ZrO_2$ , in the amorphous phase being used as a dielectric to integrate with 2-D, vdW multilayered  $HfS_2$  on micro-interdigitated electrodes ( $\mu$ -IDEs)-based field-effect transistors (FETs) structures.

This work, hereby, for the first time provides a novel insight into the multilayer (~5 layers, monolayer thickness ~0.59 nm [11]) HfS<sub>2</sub>-based FETs with ZrO<sub>2</sub> high- $\kappa$  dielectric in the top-gated configuration and the deployment of Al  $\mu$ -IDEs as the source and drain for better electrical performance and nanoelectronics applications.

### **II. EXPERIMENT**

The Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub>-based FETs have been fabricated on SiO<sub>2</sub>/Si substrates, as presented in Fig. 1. Initially, the deposition of aluminum thin film (~40 nm) is performed by thermal evaporation at  $\sim 1 \times 10^{-6}$  mbar pressure. After that, Al  $\mu$ -IDEs are patterned by standard Maskless Lithography (Intelligent Micro Patterning) process, already elucidated elsewhere [18], [19], [20]. The negative tone standard photoresist, SU-8 (2002, Micro-Chem) is spin-coated on the Al/SiO<sub>2</sub>/Si substrate at the wetting cycle of 500 r/min followed by a spreading cycle of 3000 r/min to obtain a thickness of  $\sim 2 \ \mu m$ . The samples are then subjected to pre-exposure bake (PB) from room temperature (RT) to 95 °C for 10 min, and after PB, the samples are cooled down to RT again. After the PB process, the samples were exposed to the illumination of  $\sim$ 365 nm, UV irradiation, using maskless optical lithography to pattern  $\mu$ -IDEs structures. Subsequently, the samples are subjected to postexposure bake (PEB) from RT to 105 °C

for 10 min. Thereafter, SU-8 developer (Micro-Chem) is used to develop the patterned  $\mu$ -IDEs for 1 min followed by isopropyl alcohol (IPA) rinse and nitrogen (N<sub>2</sub>) gas purging and performed the hard bake at 150 °C for 20 min. To pattern, the Al  $\mu$ -IDEs samples are etched through the standard Al etchant [19]. The SU-8 covering the desirable Al is stripped from samples by using N-methyl-2-pyrrolidone (NMP). The samples are incessantly stirred in NMP at 50 °C for about 5 h and rinsed by IPA to remove the NMP.

Here, the channel length (*L*) and width (*W*) of the device are chosen as ~15 and ~70  $\mu$ m, respectively. In the next step, few layers (~6 layers) of HfS<sub>2</sub> are spin-coated over, aluminum,  $\mu$ -IDE/SiO<sub>2</sub>/Si substrates. Here, HfS<sub>2</sub> is synthesized by low-cost hot injection method using hafnium chloride and carbon disulfide as formulation precursors at 350 °C [20], [21]. Furthermore, amorphous ZrO<sub>2</sub> thin films are deposited at ~5 × 10<sup>-3</sup> mbar process pressure by RF magnetron sputtering from a ZrO<sub>2</sub> target (purity 99.99%) with the power of ~130 W and continuous Ar (80 sccm) flow. Finally, the top metal gate Al (~100 nm) is thermally evaporated through a shadow mask confined over the  $\mu$ -IDE's fingers, as shown in Fig. 1.

The thickness and dielectric constant of the as-deposited ZrO<sub>2</sub> film are analyzed by variable angle spectroscopic imaging ellipsometer (EP4-SE; Accurion). The optical thickness and dielectric constant of as-deposited ZrO<sub>2</sub> thin films are measured to be ~12 and ~14 nm, respectively. Moreover, the physical thickness of HfS<sub>2</sub> and ZrO<sub>2</sub> is confirmed using line profile in atomic force microscopy (AFM) tapping mode and estimated to be ~3.4 and ~11.8 nm, respectively. The estimated rms surface roughness of the ZrO<sub>2</sub> and HfS<sub>2</sub> is ~0.2 and 1.2 nm, respectively, from AFM surface micrographs discussed next.

The chemical analysis of HfS<sub>2</sub> formulation has been confirmed by the confocal Raman spectrophotometer (LabRAM HR Evolution; Horiba) with the excitation wavelength of  $\sim$ 532 nm in the range of 330–350 cm<sup>-1</sup>, as represented in Fig. 2(a). The  $\mu$ -Raman spectrum peak near ~336.6 cm<sup>-1</sup> confirms the presence of a first-order A1g peak of HfS<sub>2</sub>. Fig. 2(b) shows the surface morphology of the as-deposited ZrO<sub>2</sub> thin films, which reveals rms surface roughness of  $\sim 0.2$  nm and confirms exceptionally smooth ZrO<sub>2</sub> thin films suitable for nanoelectronics applications. Furthermore, the height profile and the surface morphology of spin-coated multilayers HfS<sub>2</sub> have been analyzed by tapping mode AFM (Dimension Icon Bruker), as shown in Fig. 2(c) and (d), respectively. The AFM surface micrographs revealed uniformly distributed  $\sim$ 3.4 nm thickness of HfS<sub>2</sub> flakes, suitable to be confined in the  $\mu$ -IDE's fingers. The depth profiling X-ray photoelectron spectroscopy (XPS) analysis for the ZrO<sub>2</sub>/HfS<sub>2</sub> hybrid structure deposited over SiO<sub>2</sub> is shown in Fig. 2(e) (i). Zr3d and O1s scans [see Fig. 2(e) (ii)] were performed during the depth profile analysis, where the peaks are observed at 183, 186, and 531 eV [22]. Hf 4f scan and S 2p scan were performed and peaks are observed at 16 and 18.3 eV for Hf and for sulfur peaks are observed at  $\sim 163.4$  and  $\sim 164$  eV [23]. It is revealed from the XPS profiling that there is very less interaction of the hafnium atom from  $HfS_2$  with the oxygen atoms of the  $ZrO_2$ . The negligible



Fig. 2. (a) Confocal  $\mu$ -Raman spectroscopy of spin-coated HfS<sub>2</sub> ultrathin films at RT. (b) Surface micrographs of sputtered ZrO<sub>2</sub> thin films. (c) Thickness profile of spin-coated HfS<sub>2</sub> ultrathin films. (d) Micrographs of spin-coated HfS<sub>2</sub> thin films. (e) (i) Depth profiling XPS analysis for the ZrO<sub>2</sub>/HfS<sub>2</sub> hybrid structure deposited over SiO<sub>2</sub>, (ii) XPS of the sputtered ZrO<sub>2</sub>, and (iii) XPS of the spin-coated HfS<sub>2</sub> taken while depth profiling.

broad peak of HfO<sub>2</sub>[see Fig. 2(e) (iii)] near 18.5 eV may be attributed to the residue left while etching of the structure. The sharp decrease in the oxygen concentration when hafnium and sulfur concentration rise justifies that there is no bond formation between Hf–O and S–O as there is no corresponding peak observed. Therefore, ZrO<sub>2</sub>/HfS<sub>2</sub> interface is mainly vdW interaction since Hf–O or S–O covalent bonds are below the detection limit while performing the depth profiling of the structure [24].

Confocal Raman spectroscopic analysis has performed with the excitation wavelength of 532 nm for the confirmation of HfS<sub>2</sub>, as represented in Fig. 2. The Raman spectrum peak near 325 cm<sup>-1</sup> confirms the presence of  $A_{2u}$  mode for 1H phase of HfS<sub>2</sub>, which corresponds to the out-of-plane vibration of S atoms in the HfS<sub>2</sub> structure. Similar observations are noticed by Singh et al. [25] and Taur and Ning [26].

The electrical characterization of fabricated Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>, 2-D FETs consisted of measurements of  $I_{ds} - V_{ds}$ ,  $I_{ds} - V_{gs}$ , capacitance–voltage (*C*–*V*), and  $J_g - V_g$  characteristics. These measurements were conducted using Keithley 4200 SCS parameter analyzer at RT.

# **III. RESULTS AND DISCUSSION**

The output  $(I_d-V_{ds})$  characteristics of the Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/ Al<sub> $\mu$ -IDE</sub>-based FETs are depicted in Fig. 3(a). As can be



Fig. 3. Electrical characteristics of the  $\mu$ -IDE-based FET on SiO<sub>2</sub> substrate. (a) Output characteristics of the Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>  $\mu$ -IDE.  $V_{ds}$  was swept from -1 to 2 V at each  $V_{gs}$  varied from -1 to 2 V with a step of 0.5 V. (b) Transfer characteristics at  $V_{ds} = 1$  V varying the  $V_{gs}$  from -3 to 5 V. Electric field distribution simulation using Comsol Multiphysics of (c) asymmetric IDEs structure: seven fingers structure (four source contact and three drain contact). (d) Symmetric IDEs structure: six fingers structure (three source contact and three drain contact).

noticed, adequately respectable output characteristics are demonstrated with the definite transition from linear region to saturation region and distinct cutoff region.

The partially good ohmic contact between the  $\mu$ -IDE and HfS<sub>2</sub> leads to the linear behavior of  $I_{ds}$  versus  $V_{ds}$  characteristics. The high- $\kappa$  dielectric ZrO<sub>2</sub> leads to the significant enhancement in drain saturation current (~10.2  $\mu$ A at V<sub>gs</sub> = 2 V) as compared to our previous work with HfO<sub>2</sub>/HfS<sub>2</sub> system [18] (~5.8  $\mu$ A at  $V_{gs} = 2$  V). This implies higher gate control through band alignment over the channel region in ZrO<sub>2</sub>/HfS<sub>2</sub> system, hence increasing the stability. The ameliorated gate coupling with ZrO<sub>2</sub> as a dielectric is evident and leads to the demonstration of strong drain current saturation (~10.2  $\mu$ A at  $V_{gs} = 2$  V). The output transfer characteristics  $(I_{ds}-V_{gs})$  obstinate by measuring the drain current  $(I_{ds})$  as a function of gate voltage  $(V_{\rm gs})$  at a fixed drain voltage  $(V_{\rm ds})$ confirm the gratifying transistor action, as shown in Fig. 3(b). The electrical characteristics, such as the current  $I_{\rm ON}/I_{\rm OFF}$ ratio, subthreshold swing (SS), and threshold voltage  $(V_{th})$ , are computed to be  $\sim 10^4$ , 65 mV/decade, and  $\sim -1.72$  V, respectively.  $I_{\rm ON}/I_{\rm OFF}$  ratio is computed from the transfer characteristics at a given  $V_{\rm ds}$ , where  $I_{\rm OFF}$  and  $I_{\rm ON}$  at  $V_{\rm gs} = -3$ and 5 V, respectively. In spite of Fig. 3(b) depicts the standard graphical approach followed to calculate  $I_{OFF}$  (OFF state) at  $V_{\rm gs} \sim -3$  V, where  $I_{\rm ds}$  intends to minimum of  $\sim 9 \times 10^{-9}$  A and active 2D<sub>ml</sub> Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> channel is considered fully depleted.

Likewise,  $I_{\rm ON}$  (ON state) computed at 5 V, where  $I_{\rm ds}$  approaches to maximum of  $\sim 1.08 \times 10^{-5}$  A as also reported by Kanazawa et al. [11] for computation and signified with red circle in the graphs for better understanding. Thus, the

computed  $I_{\rm ON}/I_{\rm OFF}$  ratio is around ~10<sup>4</sup> order. The threshold voltage ( $V_{\rm th}$ ) is computed from standard established technique [27] from linear extrapolation of  $I_{\rm ds}-V_{\rm gs}$  curve and estimated to be ~-1.72 V, as shown in Fig. 3(b).  $2D_{\rm ml}$ , Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structure field-effect mobility ( $\mu$ ) was reckoned by fitting the plot of  $I_{\rm ds}$  versus  $V_{\rm gs}$  at a fixed drain voltage of 1 V using the slope of the transfer characteristics in the following relation [28], [29]:

$$\mu = \frac{\partial I_{\rm ds}}{\partial V_{\rm gs}} \frac{L}{\rm WCV_{\rm ds}} \tag{1}$$

where *C* is the total effective capacitance of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>, which is the series combination of oxide capacitance ( $C_{ox}$ ) and quantum capacitance of the channel ( $C_q$ ), *W* and *L* are the channel width and length, respectively, and  $(\partial I_{ds}/\partial V_{gs})$  is the maximum transconductance derived from the transfer characteristics as similarly extracted by Jun et al. [30], hence leads to calculated electron mobility of  $\sim$ 74 cm<sup>2</sup>/Vs in the linear regime and in the saturation regime, the mobility is  $\sim$ 2.71 cm<sup>2</sup>/Vs [20].

The prominent role in enhancing the device performance is the device structure. The electric field distribution of the asymmetric (seven fingers) and symmetric (six fingers) simulated through Comsol Multiphysics 5.2 is shown in Fig. 3(c) and (d). The device dimensions and simulation parameters were kept constant for both the structures to verify the amount of electric field distribution along the finger gap. The gap was filled with HfS<sub>2</sub> semiconducting channel material, and the fingers' material was defined as aluminum similar to the fabricated structure. It has been already reported that the asymmetrical structure [31], [32]. It is clearly depicted in Fig. 3(c) and (d) that the maximum field generated by the asymmetrical and symmetrical structure is ~600 000 and ~500 000 V/m, respectively.

Fig. 4(a) shows the cyclic C-V characteristics retrieved by sweeping the gate voltage from accumulation (+5 V) to inversion (-5 V) to (+5 V) at 500 kHz. The cyclic CV justifies the fact that there is low charge trap density at the interface and there is negligible change in the threshold voltage, which justifies the stability and reliability of the structure. The inclusion of ZrO<sub>2</sub> as the dielectric layer reduces the slower border traps. The slower border traps can charge during device operation, thereby causing a shift of the threshold voltage, which, over time, accumulates and leads to device failure. Although HfS<sub>2</sub> is intrinsically n-type, behaves as the active channel at  $V_{\rm gs}$  > 0 V leading to transistor operation in accumulation region. Similar observations are also made from the output characteristics, and the majority charge carrier (electrons) accumulates in the channel region that leads to increases in  $I_{\rm ds}$  when  $V_{\rm gs}$  varies from 0 to 2 V, while at  $V_{\rm gs}$  < 0 V, the channel depletes gradually, baptize from the decrease in  $I_{ds}$  with the change in  $V_{gs}$  from -1 to -2 V in the output characteristics. This results from the depletion of majority charges in channel region or at the interface of ZrO<sub>2</sub>/HfS<sub>2</sub>, which eventually onsets region for the inversion of the charges beyond -2 V [33], [34].



Fig. 4. (a) *C*–*V* characteristics of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> device at 500 kHz. (b) Schematic of the density of trap charge in HfS<sub>2</sub>/ZrO<sub>2</sub> interface. (c) Equivalent circuit of the varying capacitance including the contribution of trap charges (*C*<sub>t</sub>) and quantum capacitance (*C*<sub>q</sub>) [18]. (d) Schematic representation of the quasi-vdW interaction mechanism between HfS<sub>2</sub> and ZrO<sub>2</sub> system explaining no covalent bond formation between Hf–O and S–O.

Fig. 4(b) shows the effective capacitance dispersal for Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ </sub>-<sub>IDE</sub> structure, where the overall effective capacitance has resulted from the synergy of various network capacitances, such as quantum confinement in the channel region ( $C_q$ ), the trapped charges ( $C_{\text{Dit}}$ ) at the ZrO<sub>2</sub>/HfS<sub>2</sub> interface, and the oxide capacitance ( $C_{\text{ox}}$ ). Apart from this, the excess charge carriers generation in 2D<sub>ml</sub> HfS<sub>2</sub> channel region might be due to the partial penetration of the external electric field owing to the applied gate bias ( $V_{\text{gs}}$ ), attributed to the quantum capacitance ( $C_q$ ) [18], [35], [36]. Even though the quantum capacitance ( $C_q$ ) is the function of the localized channel potential ( $V_{\text{lch}}$ ) since the voltage dribbled across the channel is less than the applied bias at the gate terminal, the quantum capacitance ( $C_q$ ) can be expressed as [35]

$$C_q = -\frac{\partial Q_{\rm ch}}{\partial V_{\rm lch}}.$$
 (2)

The interface trap density for Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ </sub>-<sub>IDE</sub> structure, which is responsible for affecting the device performance, primarily originates and schematically represented in Fig. 4(b). In the presence of the trap at the interface of the semiconductor, the interface traps density ( $D_{it}$ ) and the capacitance associated with these traps are in parallel with the depletion capacitance ( $C_D$ ), which is estimated to be  $\sim 7 \times 10^{10} \text{ eV}^{-1} \cdot \text{cm}^{-2}$  [20], [37]. The significantly lower interface trap density justifies the high-quality interface between the ZrO<sub>2</sub>/HfS<sub>2</sub> channel region.

Besides this, contrary to the conventional epitaxy standard processes of semiconductor heterostructures devices, vdW interaction enables us to produce the high-quality interfaces between diverse 2-D materials and high-k dielectrics without any serious concerns for their compatibility during the



Fig. 5. (a)  $J_g-V_g$  (density of gate leakage current versus applied gate bias) at  $V_{ds} = 0$  V and (b)  $g_m-V_{gs}$  (transconductance versus gate bias) at  $V_{ds} = 1$  V characteristics of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>  $\mu$ -IDE FET fabricated structure.

standard fabrication process. Here, considering the low thermal budget-based opted approach for Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>u-IDE</sub> structures fabrication may not be drawn up any major chemical interaction formulated by cleavage of interfacial species old bonds and formation of new ones as revealed from Fig. 2(e). Hence, the high-quality interface and electrical characteristics of 2D<sub>ml</sub> HfS<sub>2</sub> layer and ZrO<sub>2</sub> oxide system are borne out by vdWs interaction for Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> aforesaid structures. The key advantage of this type of weak interaction between 2-D semiconducting film and 3-D oxide results in a forbearance of lattice match and minimum strain effect on the semiconducting film [38], as schematically depicted in Fig. 4(d). The absence of dangling bonds and strong covalent interaction between HfS<sub>2</sub> and ZrO<sub>2</sub> allows for the fabrication of device quality sharp interfaces and permits the downscaling of devices realized by standard semiconductors processes. Due to this, the ions in ZrO<sub>2</sub> can accommodate the change in the local chemical environment produced in HfS<sub>2</sub> because of applied bias. It is, therefore, less probable that defects will be formed at the surface or interface. Furthermore, the ZrO<sub>2</sub>/HfS<sub>2</sub> structure displays a weak noncovalent interaction at the interface, which results in the maintenance of the effective mass of HfS2 as the free-standing form, which leads to the minimum distortion of the electronic property of the 2-D HfS<sub>2</sub> and hence the high-quality interface and higher mobility [39]. Therefore, the Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> transistors based on vdW exhibit firm potential in the next-generation digital logic applications with low-power ICs.

The leakage current density-voltage (J-V) characteristics at  $V_{ds} = 0$  V are shown in Fig. 5(a). For the higher lifetime of FETs, the static power dissipation (at OFF state of the devices) should be as low as possible. Therefore, the gate leakage current is assessed as ~33.8 nA/cm<sup>2</sup> at -1 V ( $V_{gs}$ ) gate voltage. This computed markedly low gate leakage current density  $(J_g)$  evidently and establishes that ZrO<sub>2</sub> acts as a potential next-generation gate dielectric for 2D<sub>ml</sub>-Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> FETs with improved transistor action and performance. Next to this, for the implementation of 2D<sub>ml</sub>-Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>-based FETs for high performance and functionality, IC applications, the transconductance ( $g_m$ ) serves a pivotal role in the transistor gain, an imperative criterion, especially for the device to chip-level implementations. Fig. 5(b) shows the



Fig. 6. Drain current ( $I_d$ ) and gate leakage current ( $I_g$ ) (logarithmic scale) versus applied gate bias ( $V_{gs}$ ) for Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub>FETs in the operating range of the FET when the applied bias drain bias ( $V_{ds} = 1$  V).

TABLE ICOMPARISON OF SS AND MOBILITY ( $\mu$ ) FOR VARIOUSSTATE-OF-THE-ART TMD MATERIAL

TMDs	Synthesis	SS	V <sub>gs</sub> (V)	μ (cm²/V-	Ref
				s)	
MoS <sub>2</sub>	Mechanical exfoliation	140 V/dec	2	512	[41]
WSe <sub>2</sub>	Mechanical exfoliation method	15000	40	4.7*E-3	[42]
MoS <sub>2</sub> / HfS <sub>2</sub>	Mechanical exfoliation method	300	12	-	[43]
WS <sub>2</sub>	Mechanical exfoliation method	70	-	20	[44]
HfS <sub>2</sub>	Mechanical exfoliation method	156 mV/dec	2	0.75	[45]
HfS <sub>2</sub>	Mechanical exfoliation method	-	40	45	[11]
HfS <sub>2</sub>	Mechanical exfoliation method	-	80	7.6	[46]
HfS <sub>2</sub>	Chemically Synthesized	70	2	56.7	[18]
HfS <sub>2</sub>	Chemically Synthesized	65	2	74	This work

transconductance of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> FETs assessed by the following relation:

$$g_m = \frac{\partial I_{\rm ds}}{\partial V_{\rm gs}}.\tag{3}$$

The FETs performance increases at minimum contact resistance. Thus, for the integration of  $2D_{ml}$ -Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> in ICs, the transconductance ( $g_m$ ) magnitude should be as high as possible [40]. Here, the calculated transconductance ( $g_m$ ) of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> FETs is ~3.99 µS. The drain current at the fixed gate bias (transfer characteristics) and the gate leakage characteristics for Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> 2-D FETs at fixed drain bias ( $V_{ds}$ ) of ~1 V are depicted in Fig. 6. As apparently exhibited that the gate leakage current ( $I_g$ ) of the order ~10<sup>-11</sup> A and the drain current ( $I_d$ ) > 10<sup>-6</sup> A at  $V_{ds} = 1$  V for varying gate bias ( $V_{gs}$ ) from -2 to 3 V. This

transistor action analogous to the conventional FETs evidently proves the higher performance of Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structures. Table I indicates Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> 2-D FETs SS and mobility performance comparison with the stateof-the-art available reports 2-D TMD FETs. It manifestly confirms that the newly fabricated and demonstrated  $2D_{ml}$ -Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structure shows much improved electrical performance than other contestants of the same classification. The extracted enhanced electrical characteristics assuredly endorsed the high-quality ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> interface of the demonstrated FET structures for beyond silicon technology.

## **IV. CONCLUSION**

In a nutshell, the improved performance of the  $2D_{ml}$ -Al/ ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> structures with ZrO<sub>2</sub> and HfS<sub>2</sub> as a gate dielectric and channel material is systematically investigated. The improved SS of ~65 mV/dec, electron mobility of ~74 cm<sup>2</sup>/Vs, threshold voltage of ~-1.72 V, and transconductance of ~3.99 µS reveal high concord of  $2D_{ml}$ -Al/ZrO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> for low-power FET applications. The ultralow OFF-state leakage current, low threshold voltage, steep SS, and low-voltage operating prove its potential for the next-generation low-power device applications.

# ACKNOWLEDGMENT

The authors would like to strongly acknowledge Centre for Design and Fabrication of Electronic Devices (C4DFED), Indian Institute of Technology (IIT) Mandi, Kamand, India, for the use of various state-of-the-art device fabrication and characterization facilities for present work. S.S would like to thank Dr. Srikant Srinivasan, IIT Mandi, for discussion about the quantum effect of devices.

#### REFERENCES

- W. Zhang, P. K. J. Wong, R. Zhu, and A. T. S. Wee, "Van der Waals magnets: Wonder building blocks for two-dimensional spintronics?" *InfoMat*, vol. 1, no. 4, pp. 479–495, Dec. 2019.
- [2] M. I. B. Utama, M. De La Mata, C. Magen, J. Arbiol, and Q. Xiong, "Twinning-, polytypism-, and polarity-induced morphological modulation in nonplanar nanostructures with van der Waals epitaxy," Adv. Funct. Mater., vol. 23, no. 13, pp. 1636–1646, Apr. 2013.
- [3] S. Fan et al., "Tunable negative differential resistance in van der Waals heterostructures at room temperature by tailoring the interface," ACS Nano, vol. 13, no. 7, pp. 8193–8201, Jul. 2019.
- [4] P. Zhao et al., "Understanding the impact of annealing on interface and border traps in the Cr/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/MoS<sub>2</sub> system," ACS Appl. Electron. Mater., vol. 1, no. 8, pp. 1372–1377, Aug. 2019.
- [5] M. Maruyama, K. Nagashio, and S. Okada, "Influence of interlayer stacking on gate-induced carrier accumulation in bilayer MoS<sub>2</sub>," ACS Appl. Electron. Mater., vol. 2, no. 5, pp. 1352–1357, 2020.
- [6] M. Chhowalla, D. Jena, and H. Zhang, "Two-dimensional semiconductors for transistors," *Nature Rev. Mater.*, vol. 1, no. 11, pp. 1–15, Nov. 2016.
- [7] S. R. Das, J. Kwon, A. Prakash, C. J. Delker, S. Das, and D. B. Janes, "Low-frequency noise in MoSe<sub>2</sub> field effect transistors," *Appl. Phys. Lett.*, vol. 106, Feb. 2015, Art. no. 083507.
- [8] Y. Zongyou et al., "Single-layer MoS<sub>2</sub> phototransistors," ACS Nano, vol. 6, no. 1, pp. 74–80, Jan. 2012.

- [9] D. Ovchinnikov, A. Allain, Y.-S. Huang, D. Dumcenco, and A. Kis, "Electrical transport properties of single-layer WS<sub>2</sub>," ACS Nano, vol. 8, no. 8, pp. 8174–8181, Aug. 2014.
- [10] M. Y. Han, B. Özyilmaz, Y. Zhang, and P. Kim, "Energy band-gap engineering of graphene nanoribbons," *Phys. Rev. Lett.*, vol. 98, May 2007, Art. no. 206805.
- [11] T. Kanazawa et al., "Few-layer HfS<sub>2</sub> transistors," Sci. Rep., vol. 6, pp. 1–9, Mar. 2016.
- [12] W. Zhang, Z. Huang, W. Zhang, and Y. Li, "Two-dimensional semiconductors with possible high room temperature mobility," *Nano Res.*, vol. 7, no. 12, pp. 1731–1737, 2014.
- [13] C. Gong, H. Zhang, W. Wang, L. Colombo, R. M. Wallace, and K. Cho, "Band alignment of two-dimensional transition metal dichalcogenides: Application in tunnel field effect transistors," *Appl. Phys. Lett.*, vol. 103, no. 5, Jul. 2013, Art. no. 053513.
- [14] X. Liu, Y. Chai, and Z. Liu, "Investigation of chemical vapour deposition MoS<sub>2</sub> field effect transistors on SiO<sub>2</sub> and ZrO<sub>2</sub> substrates," *Nanotechnology*, vol. 28, no. 16, Apr. 2017, Art. no. 164004.
- [15] R. Khosla and S. K. Sharma, "Integration of ferroelectric materials: An ultimate solution for next-generation computing and storage devices," ACS Appl. Electron. Mater., vol. 3, no. 7, pp. 2862–2897, Jul. 2021.
- [16] M. I. B. Utama, F. J. Belarre, C. Magen, B. Peng, J. Arbiol, and Q. Xiong, "Incommensurate van der Waals epitaxy of nanowire arrays: A case study with ZnO on muscovite mica substrates," *Nano Lett.*, vol. 12, no. 4, pp. 2146–2152, Apr. 2012.
- [17] X. Li, X. Xiong, T. Li, S. Li, Z. Zhang, and Y. Wu, "Effect of dielectric interface on the performance of MoS<sub>2</sub> transistors," *ACS Appl. Mater. Interfaces*, vol. 9, no. 51, pp. 44602–44608, Dec. 2017.
- [18] S. Sharma, S. Das, R. Khosla, H. Shrimali, and S. K. Sharma, "Realization and performance analysis of facile-processed μ-IDE-based multilayer HfS<sub>2</sub>/HfO<sub>2</sub> transistors," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 3236–3241, Jul. 2019.
- [19] M. Soni, T. Arora, R. Khosla, P. Kumar, A. Soni, and S. K. Sharma, "Integration of highly sensitive oxygenated graphene with aluminum micro-interdigitated electrode array based molecular sensor for detection of aqueous fluoride anions," *IEEE Sensors J.*, vol. 16, no. 6, pp. 1524–1531, Mar. 2016.
- [20] S. Sharma, S. Das, R. Khosla, H. Shrimali, and S. K. Sharma, "Two-dimensional van der Waals hafnium disulfide and zirconium oxide-based micro-interdigitated electrodes transistors," *IEEE Dataport*, Sep. 2022. [Online]. Available: https://ieee-dataport.org/documents/twodimensional-van-der-waals-hafnium-disulfide-and-zirconium-oxidebased-micro#files
- [21] S. Jeong, D. Yoo, J.-T. Jang, M. Kim, and J. Cheon, "Well-defined colloidal 2-D layered transition-metal chalcogenide nanocrystals via generalized synthetic protocols," *J. Amer. Chem. Soc.*, vol. 134, no. 44, pp. 18233–18236, Nov. 2012.
- [22] A. Sinhamahapatra, J.-P. Jeon, J. Kang, B. Han, and J.-S. Yu, "Oxygendeficient zirconia (ZrO<sub>2-x</sub>): A new material for solar light absorption," *Sci. Rep.*, vol. 6, no. 1, p. 27218, Jun. 2016.
- [23] S. Das, S. Sharma, and S. K. Sharma, "Facile synthesis of 2D-HfS<sub>2</sub> flakes for  $\mu$ -IDE-based methanol sensor: Fast detection at room temperature," *IEEE Sensors J.*, vol. 19, no. 20, pp. 9090–9096, Oct. 2019.
- [24] H. Zhang et al., "Nucleation and growth mechanisms of Al<sub>2</sub>O<sub>3</sub> atomic layerdeposition on synthetic polycrystalline MoS<sub>2</sub>," *J. Chem. Phys.*, vol. 146, no. 5, 2017, Art. no. 052810.
- [25] L. Roubi and C. Carlone, "Resonance Raman spectrum of HfS<sub>2</sub> and ZrS<sub>2</sub>," *Phys. Rev. B, Condens. Matter*, vol. 37, no. 12, pp. 6808–6812, 1988.
- [26] D. Singh, S. K. Gupta, Y. Sonvane, A. Kumar, and R. Ahuja, "2D-HfS<sub>2</sub> as an efficient photocatalyst for water splitting," *Catal. Sci. Technol.*, vol. 6, no. 17, pp. 6605–6614, 2016.
- [27] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI design*, vol. 2, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2009.
- [28] S. Lai, S. Byeon, S. K. Jang, J. Lee, B. H. Lee, and J. Park, "HfO<sub>2</sub>/HfS<sub>2</sub> hybrid heterostructure fabricated via controllable chemical conversion of two-dimensional HfS<sub>2</sub>," *Nanoscale*, vol. 10, no. 39, pp. 18758–18766, 2018.
- [29] M. S. Fuhrer and J. Hone, "Measurement of mobility in dual-gated MoS<sub>2</sub> transistors," *Nature Nanotechnol.*, vol. 8, no. 3, pp. 146–147, Mar. 2013.
- [30] F. Giannazzo et al., "Impact of contact resistance on the electrical properties of MoS<sub>2</sub> transistors at practical operating temperatures," *Beilstein J. Nanotechnol.*, vol. 8, pp. 254–263, Jan. 2017.

- [31] L. Q. Jun, G. Witjaksono, H. Fahmi, and M. A. B. Zakariya, "Simulation of interdigitated electrodes (IDEs) geometry using COMSOL multiphysics," in *Proc. Int. Conf. Intell. Adv. Syst. (ICIAS)*, Aug. 2018, pp. 1–6.
- [32] A. Fairuzabadi, M. Mansor, and S. N. Ibrahim, "Simulation of ring interdigitated electrode for dielectrophoretic trapping," in *Proc. IEEE Int. Conf. Semiconductor Electron. (ICSE)*, Aug. 2016, pp. 169–172.
- [33] I. Jahangir, G. Koley, and M. V. S. Chandrashekhar, "Back gated FETs fabricated by large-area, transfer-free growth of a few layer MoS<sub>2</sub> with high electron mobility," *Appl. Phys. Lett.*, vol. 110, no. 18, May 2017, Art. no. 182108.
- [34] A. Nourbakhsh et al., "15-nm channel length MoS<sub>2</sub> FETs with singleand double-gate structures," in *Proc. Symp. VLSI Technol. (VLSI Technol.)*, 2015, pp. T28–T29.
- [35] M. K. Bera et al., "Influence of quantum capacitance on charge carrier density estimation in a nanoscale field-effect transistor with a channel based on a monolayer WSe<sub>2</sub> two-dimensional crystal semiconductor," *J. Electron. Mater.*, vol. 48, no. 6, pp. 3504–3513, Jun. 2019.
- [36] H. Ilatikhameneh, Y. Tan, B. Novakovic, G. Klimeck, R. Rahman, and J. Appenzeller, "Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials," *IEEE J. Exp. Solid-State Computat. Devices Circuits*, vol. 1, no. 1, pp. 12–18, Apr. 2015.
- [37] S. Kim et al., "High-mobility and low-power thin-film transistors based on multilayer MoS<sub>2</sub> crystals," *Nature Commun.*, vol. 3, no. 1, p. 1011, Jan. 2012.
- [38] Y.-H. Chu, "Van der Waals oxide heteroepitaxy," npj Quantum Mater., vol. 2, no. 1, pp. 1–5, Dec. 2017.

- [39] J. Park, I. W. Yeu, G. Han, C. S. Hwang, and J. H. Choi, "Role of the short-range order in amorphous oxide on MoS<sub>2</sub>/*a*-SiO<sub>2</sub> and MoS<sub>2</sub>/*a*-HfO<sub>2</sub> interfaces," *Phys. Status Solidi Basic Res.*, vol. 256, no. 8, pp. 1–5, 2019.
- [40] H. Klauk, U. Zschieschang, and M. Halik, "Low-voltage organic thinfilm transistors with large transconductance," J. Appl. Phys., vol. 102, no. 7, Oct. 2007, Art. no. 074514.
- [41] H. Liu and P. D. Ye, "MoS<sub>2</sub> dual-gate MOSFET with as top-gate dielectric," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 546–548, Apr. 2012.
- [42] A. Di Bartolomeo, F. Urban, G. Luongo, and F. Giubileo, "A WSe<sub>2</sub> vertical field emission transistor," *Nanoscale*, vol. 11, pp. 1538–1548, Aug. 2019.
- [43] W. Zhang, S. Netsu, T. Kanazawa, T. Amemiya, and Y. Miyamoto, "Effect of increasing gate capacitance on the performance of a p-MoS<sub>2</sub>/HfS<sub>2</sub> van der Waals heterostructure tunneling fieldeffect transistor," *Jpn. J. Appl. Phys.*, vol. 58, Apr. 2019, Art. no. SBBH02.
- [44] J. Kumar, M. A. Kuroda, M. Z. Bellus, S.-J. Han, and H.-Y. Chiu, "Full-range electrical characteristics of WS<sub>2</sub> transistors," *Appl. Phys. Lett.*, vol. 106, no. 12, Mar. 2015, Art. no. 123508.
- [45] W.-L. Zhang, "Improvement of performance of HfS<sub>2</sub> transistors using a self-assembled monolayer as gate dielectric," *Chin. Phys. Lett.*, vol. 36, no. 6, May 2019, Art. no. 067301.
- [46] L. Fu et al., "Van der Waals epitaxial growth of atomic layered HfS<sub>2</sub> crystals for ultrasensitive near-infrared phototransistors," *Adv. Mater.*, vol. 29, no. 32, Aug. 2017, Art. no. 1700439.

Authorized licensed use limited to: Indian Institute Of Technology (IIT) Mandi. Downloaded on October 20,2022 at 16:50:57 UTC from IEEE Xplore. Restrictions apply.