An 8 bit, 100 kS/s, switch-capacitor DAC SAR ADC for RFID applications

Ashish Joshi\textsuperscript{a,}\textsuperscript{*}, S.K. Manhas\textsuperscript{b}, Satinder K. Sharma\textsuperscript{a}, S. Dasgupta\textsuperscript{b}

\textsuperscript{a} School of Computing and Electrical Engineering, Indian Institute of Technology (IIT) Mandi, Mandi, Himachal Pradesh 175001, India.
\textsuperscript{b} Electronics and Communication Engineering, Indian Institute of Technology (IIT) Roorkee, Roorkee, Uttarakhand, India.

\textbf{A R T I C L E I N F O}

Article history:
Received 23 April 2014
Received in revised form 2 January 2015
Accepted 18 March 2015
Available online 13 April 2015

Keywords:
Regulated dynamic current mirror (RDCM)
SAR ADC
Switch-capacitor DAC

\textbf{A B S T R A C T}

An 8 bit switch-capacitor DAC successive approximation analog to digital converter (SAR-ADC) for sensor-RFID application is presented in this paper. To achieve minimum chip area, maximum simplicity is imposed on capacitive DAC; replacing capacitor bank with only one switch-capacitor circuit. The regulated dynamic current mirror (RDCM) design is introduced to provide stabilized current. This invariable current from RDCM, charging or discharging the only capacitor in circuit is controlled by pulse width modulated signal to realize switch capacitor DAC. The switch control scheme is built using basic AND gates to generate the control signals for RDCM. Only one capacitor and reduced transistor count in digital part reduces the silicon area occupied by the ADC to only 0.0098 mm\textsuperscript{2}. The converter, designed in GPDK 90 nm CMOS, exhibits maximum sampling frequency of 100 kHz & consumes 6.75 \mu W at 1 V supply. Calculated signal to noise and distortion ratio (SNDR) at 1 V supply and 100 kS/s is 48.68 dB which relates to ENOB of 7.79 bits. The peak values of differential and integral nonlinearity are found to be +0.70/−0.89 LSB and +1.40/−0.10 LSB respectively. Evaluated figure of merit (FOM) is 3.87 \times 10^2, which show that the proposed ADC acquires minimal silicon area and has sufficiently low power consumption compared to its counterparts in RFID applications.

\textcopyright 2015 Elsevier Ltd. All rights reserved.

1. Introduction

Recently Radio Frequency Identification (RFID) system has shown its potential candidature as a unique identification and sensing system in the area of manufacturing and supply chain, human identification, monitoring and tracking system and healthcare etc. \cite{1–4}. In general, RFID is an identification system, similar to classic barcodes and biometrics, but has many advantages over aforesaid systems \cite{5,6}. In modern RFID systems, christened as sensor-embedded RFID (SE-RFID), a sensor is embedded into a RFID transponder (TAG) to enable sensing capabilities along with identification \cite{7,8}. Such RFID TAGs are either active or passive. Active TAGs take energy from a battery while passive TAGs draw their own energy from radiation field of the interrogator. As shown in Fig. 1, the architecture of sensor TAG consists of four main components: a sensor, ADC interface and digital processing block, analog RF front end and an antenna.

Although RFID is better choice over state of art identification systems, it is not perfect in all aspects and has some security issues such as eavesdropping, spoofing, denial of service etc. \cite{9–11}. These security issue in RFID can be dealt with the help of digital processing block. Digital processing makes system more capable and enhance the ability of performing more sophisticated processes, mitigating the security issues. Thus integrating an ADC and digital processor in architecture of RFID sensor TAG is unavoidable. However the electromagnetic waves emitted by interrogator does not have infinite energy and therefore power consumption in the embedded digital processing block must be kept low as possible.

ADC interface could become the major source of power consumption and therefore it must be designed to dissipate approximately 10 \mu W or less while achieving the required conversion rate. Among different types of ADCs, Successive Approximation Register (SAR) ADC is preferred for medium resolution, low power and moderate-speed applications \cite{12–14}.

With only one comparator in the system, SAR can achieve the demand for low power consumption but the capacitor matching which can be achieved in the process affects the attainable effective number of bits (ENOB) and limits the resolution of ADC. Moreover reducing the number of capacitors to shrink the size of ADC can
improve functionality of RFID TAG. In spite of this, very less efforts have been reported on reducing the multiple-capacitor-DAC to single-capacitor-DAC ADC design. J. Marjonen et al. [15,16] presented SAR ADC for RFID applications in 180 nm technology node using resistive DAC, works at low frequency of 1 kHz and consumes 5.1 μW power. De Venuto et al. in [17] reported 6.25 kS/s SAR ADC for RFID application which acquires 0.35 mm² on silicon chip. Rail-to-rail SAR ADC demonstrated by Kim et al. in [18] utilizes C-2C capacitor array, dissipates 13 μW and occupies 0.45 mm² on wafer. Similarly, other various architectures have been proposed by various researchers that employ MOS based resistor structure or dual string resistor structure as DAC, has drawback of either slow speed or high power consumption or it acquires higher portion of the chip [19].

Therefore, to realize the several different applications on a single chip, an energy efficient SAR ADC architecture demands small layout area and simple SAR logic along with low power consumption. Switch-capacitor DAC successive approximation ADC has number of advantages over the existing architecture. DC reference current, charging or discharging the only capacitor in the circuit is controlled by the pulse width modulated clock to realize the switch-capacitor DAC in the ADC. Only single capacitor and reduced complexity of SAR logic significantly minimizes the area acquired by the ADC; eventually increasing the functionality of overall chip. Therefore, instead of multiple-capacitor DAC and a complex SAR logic, a SAR ADC is realized by only a single capacitor, constant current mirrors, dynamic latch-comparator and a simplified SAR logic.

As the limit to the ADC’s accuracy depends mainly on the accuracy of the DAC, performance of current mirror determine the quality of this ADC. Designing current source and sink which provide stabilized current over the required range of frequency with minimum mismatch in their currents is the most critical part in this ADC. Moreover the current mirror must not react to voltage fluctuations at its output (sourcing/sinking node) and function dynamically to provide constant current whenever required. Literature survey reveals only one effort that is reported in this direction. Zhang and Lee [20] designed an ADC using cascode current mirrors. However, the cascode mirrors are unable to supply invariable current when required; resulting in mismatch between source and sink currents and affecting the performance of ADC. While, the similar design implemented in 90 nm CMOS, because of the finite output impedance of cascode current mirror, voltage variation at its output introduce variability in current thereby increasing the non-linearity errors in ADC. Moreover, this reported work is only limited to circuit simulations, presents no information about circuit components, and lacks in providing evidence of performance parameters such as area occupied by ADC, SNDR, ENOB and FOM. Without post layout simulations, the performance of reported work is unpredictable in presence of parasitic components.

This work, for the first time demonstrates a switch-capacitor DAC successive approximation ADC which is designed in 20 times lesser area than a conventional SAR ADC would acquire. Noting that current mirror has overall control over performance of this ADC, the novel idea to utilize Regulated Dynamic Current Mirrors (RDCM) to build the ADC is implemented in this design. RDCM has better performance in terms of stability and is highly immune to channel charge injection issue as compared to cascode current mirror; Mismatch in source and sink current of RDCM is also minimized dramatically, improving conversion accuracy and linearity of the ADC. This 100 kS/s ADC consumes only few microwatts of power and provide better ENOB than state-of-the-art counterparts; making it an optimum solution for moderate speed sensor-embedded RFID applications.

The paper organization is as follows. Section 2 presents the switch-capacitor DAC SAR ADC design and architecture. Section 3 describes design of ADC circuit components. The simulation results are shown in Section 4, followed by conclusion in Section 5.

2. ADC design and architecture

The architecture of switch-capacitor DAC successive approximation analog to digital converter (SAR ADC) using regulated dynamic current mirror is shown in Fig. 2. Analog part includes an input sampling block which consists of transmission gate switches, a dynamic latch comparator and the charge/discharge current mirrors. Control signal for current source/sink are generated by digital circuit that comprises of switch control logic implemented using basic AND gates.
The operation of 8-bit SAR ADC comprises total of 10 cycles. In first cycle, sampling is performed and capacitor is pre-charged with value equivalent to input sample \((V_{CM} - V_{IN})\) while the final one is used for ADC output latch. In remaining 8 cycles, bit cycling is performed to generate 8 bit digital output. During the 1st-bit cycling, voltage across the capacitor \(V_{CAP}\) is compared with common mode voltage \(V_{CM}\) to get the most significant bit (MSB) without charging or discharging the capacitor. However during next 7 bit cycles, depending upon \(V_{CAP}\) and \(V_{CM}\) comparison the capacitor will be charged or discharged by certain amount of voltage which is decided by control pulse width \(T_{W}\). High (bit 1) at comparator output initiates charging whereas low (bit 0) enables discharging. As depicted in Fig. 2, the voltage across the capacitor is controlled by the charge (Charge \(-T_{W}\)) or discharge (Discharge \(+T_{W}\)) period of capacitor which actually is achieved by controlling ON/OFF period of switches \(S_1\) and \(S_2\).

The switches \(S_1\) and \(S_2\) are forced to work complementary to each other, allowing only one of them to conduct in one cycle. The partial charge or discharge voltage corresponding to the switch control signal pulse width \(T_{W}\) are given by following equations:

\[
\Delta V_{CAP} = \frac{I_{O} \times T_{W}}{C} \quad (1)
\]

\[
\Delta V_{CAP} = \pm \frac{V_{FS}}{2^N - 1} \quad (2)
\]

where, \(V_{FS}\) is full-scale input voltage, \(N\) is number of resolution bits, \(i\) is assigned cycle count, \(I_{O}\) is constant reference current, \(T_{W}\) is the ON period of \(S_1\) or \(S_2\) and \(C\) is the only capacitor in DAC circuit.

The width \(T_{W}\) of control signal is reduced by half in every bit cycle to employ the binary search algorithm in feedback loop; utilizing this precisely organized switch-capacitor charging and discharging circuit as a DAC for SAR ADC. The transient response of the current mirrors and attainable minimum width \(T_{W}\) at chosen value of current limits the resolution of this ADC. Generally, ultra high speed ADCs are not required in RFID systems, as the timing requirements are restricted by the communication protocol used. RFID systems usually make use of the EPC global class1 gen2 UHF protocol [21]. This protocol stipulates a timeout of 11.28 ms which corresponds to requirement of 88.6 kS/s ADC. To achieve full scale input conversion (0–1V) using a single 7.7 pF capacitor and constant current of 2 μA, the variation in \(T_{W}\) for each cycle mandatory to get corresponding \(\Delta V_{CAP}\) is presented in Table 1. The period of every cycle is set to 1000 ns (> max \(T_{W}\) of 960 ns) to obtain the 100 kS/s sampling rate which is sufficient enough to sample the data sensed by RFID TAG in low-medium speed applications such as healthcare, manufacturing and supply chains, monitoring and tracking applications etc.

3. ADC circuit components

3.1. Regulated dynamic current mirror

Current mirrors in this category of SAR ADC are required to work dynamically to obtain precise voltage change across DAC-capacitor. In addition to this, output current of the mirror should remain stable all the time when mirror is active. Standard cascode current mirror fails to fulfill this requirement and current does not remain constant over the voltage variations at its output terminal. Up-scaling the active loads transistors in cascode mirror to overcome this issue impedes the transient response of the mirror.

Therefore Regulated Dynamic Current Mirror (RDCM) are designed to achieve the above mentioned performance. Current source implemented using PMOS transistors is shown in Fig. 3.

Table 1

<table>
<thead>
<tr>
<th>Cycle number</th>
<th>Output bit</th>
<th>(i)</th>
<th>(\Delta V_{CAP}) (mV)</th>
<th>(T_{W}) (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sample</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Bit cycles</td>
<td>2</td>
<td>7th (MSB)</td>
<td>7</td>
<td>250</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>6th</td>
<td>6</td>
<td>125</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>5th</td>
<td>5</td>
<td>480</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>4th</td>
<td>4</td>
<td>31.25</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>3rd</td>
<td>3</td>
<td>15.62</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>2nd</td>
<td>2</td>
<td>7.81</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1st</td>
<td>1</td>
<td>3.90</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>0th (LSB)</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Latch</td>
<td>10</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
</tbody>
</table>

![Fig. 3. PMOS regulated dynamic current mirror (P-RDCM) utilized in the ADC to source constant current to DAC-capacitor.](image-url)
potential of transistor PM6 to a fixed value, this mirror circuit has buffer placed between reference and copying sub-circuits. Compared to output impedance of cascode mirror, output impedance of the RDCM increases by the gain of the added buffer amplifier. This translates into decrease in channel length modulation effect and drain current variation as a function of voltage at source/sink node reduces drastically [22].

As portrayed in Fig. 3, the output current \( I_o \) is controlled by gate voltage of transistor PM6 and terminal voltage \( V_{DS6} \). Transistor PM2 and PM4 provide the essential feedback to regulate the voltage \( V_{DS6} \) over desired voltage range. With the arrangement of the transistors as shown in Fig. 3, suppose \( V_{DS6} \) falls down from required value, \( V_{DS6}^{\text{ref}} \) will decrease and so does the \( V_{GS6} \); reducing the current through PM4. But the current through biased transistor NM1 and therefore \( I_o \) will is stabilized, allowing larger current to pass through PM2. And hence \( I_o \) is stabilized.

Assuming transistors PM2 and PM4 operate in saturation the loop gain (consisting of PM2 and PM4) is given as,

\[
G = g_{m2} \cdot r_{o2} \cdot g_{m4} \cdot r_{o4} \tag{3}
\]

The output resistance \( R_{out} \) therefore becomes,

\[
R_{out} = g_{m2} \cdot r_{o2} \cdot g_{m4} \cdot r_{o4} \cdot r_{o6} \tag{4}
\]

where \( g_{m2}, g_{m4} \) are the respective transconductance of PM2 and PM4; \( r_{o2}, r_{o4}, r_{o6} \) are the output resistances of PM2, PM4 and PM6 respectively. The values of \( g_{m} \) and \( r_{o} \) are obtained as

\[
g_{m2} = \sqrt{2 \cdot |I_o| \cdot \beta \cdot (1 + \lambda \cdot |V_{DS2}|) \cdot \frac{W_2}{L_2}}
\]

\[
g_{m4} = \sqrt{2 \cdot |I_{bias}| \cdot \beta \cdot (1 + \lambda \cdot |V_{DS4}|) \cdot \frac{W_4}{L_4}}
\]

\[
r_{o2} = \frac{1 + \lambda \cdot |V_{DS2}|}{\lambda \cdot |I_o|}
\]

\[
r_{o4} = \frac{1 + \lambda \cdot |V_{DS4}|}{\lambda \cdot |I_{bias}|}
\]

\[
r_{o6} = \frac{1 + \lambda \cdot |V_{DS6}|}{\lambda \cdot |I_o|}
\]

where \( W_2/L_2 \) and \( W_4/L_4 \) are aspect ratios of PM2 and PM4 respectively, \( \lambda \) is channel length modulation factor and \( \beta = \mu \cdot C_{ox} \).

From Eq. (3) through Eq. (9), loop gain \( G \) and output resistance \( R_{out} \) can be calculated as

\[
G = 2 \cdot \beta \cdot \sqrt{\frac{(1 + \lambda \cdot |V_{DS2}|) \cdot (1 + \lambda \cdot |V_{DS4}|) \cdot W_2 \cdot W_4}{|I_o| \cdot |I_{bias}| \cdot L_2 \cdot L_4}}
\]

\[
R_{out} = 2 \cdot \beta \cdot \sqrt{\frac{(1 + \lambda \cdot |V_{DS2}|) \cdot (1 + \lambda \cdot |V_{DS4}|) \cdot W_2 \cdot W_4}{|I_o| \cdot |I_{bias}| \cdot L_2 \cdot L_4}}
\]

Therefore, in order to obtain highly stabilized current (higher loop gain and output resistance), the aspect ratios for PM2 and PM4 should be high along with small value of \( I_{bias} \). In fact, it is observed that increasing width of the transistor also increases the capacitance associated with it and there exists a trade-off between allowable current variation and required transient response of the mirror.

Transmission gate switches TG1 and TG2, as shown in Fig. 3, are deployed to provide dynamic functionality to the mirror. To minimize the major difficulty of channel charge injection in scaled down switched capacitor circuits, instead of inserting switch between the current mirror and the capacitor, the proposed scheme incorporates these transmission gate switches within the current mirror itself. For the period TG_CLK is high the current mirror is enabled and sources constant current \( I_o \) from the capacitor. On the other hand, transistor PM6 is turned off and the mirror is disabled when TG_CLK goes low. Similar RDCM is designed using NMOS transistors to sink the constant current from the DAC-capacitor.

### 3.2. Input sampling block

Fig. 4 presents the input sampling block implemented using stacked transmission gates. Here, the two-transistor stack transmission gate (TG) switch is utilized to obtain full range input sampling. Use of stacked transistor transmission gate in the design reduces the leakage current and improves the conversion accuracy especially at small values of inputs [23]. Also, the designed switch limits the settling error of sampled voltage to less than half of the LSB. Besides this, the transistors in this design are sized by considering the short channel effect (SCE) and reverse short channel effect (RSCE) in MOS devices [24]. During input sampling, voltage across capacitor is set to \( V_{CM}-V_{P5} \) by enabling switches TG1 and TG4. Switches TG3 and TG4 are disabled for rest of the period except the sampling period. On the other hand TG3 is deactivated during input sampling and activated for rest of the period. This arrangement allows to keep the common mode voltage of comparator (\( V_{CM} \)) as the threshold voltage to generate digital output.

### 3.3. Dynamic latch comparator

Sense amplifier (adapted from [25]) combines positive feedback with resistive input and the output latch stores the output bit for one bit cycle. In addition to this, current design of sense amplifier is supplied with output buffers to make output loading identical and achieve rail to rail output. Fig. 5 illustrate the Dynamic latch comparator used in this ADC. While CLK=0 V during reset phase, output is pulled up to VDD through reset transistors PM1 and PM4. Whereas during evaluation phase when CLK=1 V, the two oppositely coupled inverters initiate positive feedback and convert small difference of current through input transistors to large full scale value. Offset voltage of the comparator will play the role in deciding conversion accuracy of this ADC. Offset will decrease the input voltage range, degrading the signal to noise ratio (SNR) of ADC. For this reason, PMOS transistors are designed to optimize the offset voltage of ADC whereas transistor NM3 is made slightly wider to reduce the delay of the comparator [26].
3.4. Switch control logic

In a significant departure from convention, a new SAR logic scheme, which does not employ counters, flip flops and complex routing, is described here. Control of switches $S_1$ and $S_2$ is provided by switch control block. Fig. 6 shows the gate level implementation of switch control scheme constructed using two and three input AND gates. The output of latch comparator is applied at the respective input of control block. The pulse width modulated (PWM) signal with ON period for corresponding cycle as mentioned in Table 1 is assumed to be provided by an external clock source, for example analog and digital PWM controller IC reported in [27], and is fed to Cnt_Clk pin of the control logic. Fig. 7 shows the logic timing waveforms for switch control circuit. If the output of latch comparator is high (output bit 1), Charge $T_W$ is enabled to charge the capacitor through P-RDCM. Similarly, Discharge $T_W$ is enabled to discharge the capacitor through N-RDCM if comparator output is low (output bit 0). Both Charge $T_W$ and Discharge $T_W$ are disabled for rest of the period.

As seen from Fig. 6, the digital part of ADC is very simple in architecture, unfussy and acquires minimal area of the chip. Note that this type of ADC spit out data serially, a serial to parallel converter could be used to convert data into parallel, in case required.

4. Post-layout simulation results

8 bit, switch-capacitor DAC SAR ADC is implemented in GPDK 90 nm CMOS process using cadence design tools. DAC consists of only single 7.7 pF metal-insulator-metal (MIM) capacitor. After considering different layout designs for capacitor, the DAC capacitor is built in ring shaped structure. As remaining circuitry is fitted into this ring to obtain symmetric layout, area occupied by the capacitor is the area acquired by the ADC on the chip. The photograph of ADC layout is shown in Fig. 8. This enormously hardware efficient ADC occupies only 0.0098 mm$^2$ of silicon chip area. This compactness facilitates to assign additional memory space and functionality to RFID TAG.

To obtain more realistic results, parasitic components extracted from layout are considered in specter simulations while evaluating static and dynamic performance of ADC. Fig. 9 shows the comparison of PMOS standard cascode current mirror and regulated dynamic current mirror (P-RDCM) when both the mirrors are designed to source constant current of 2 mA to the capacitor. The transient analysis of the mirror circuit shows the capability of the mirror to switch between ON and OFF state. To find transient response, both the mirrors are clocked at 33.33 MHz which is the frequency corresponding to lowest control signal pulse width $T_W$ (Charge $T_W$ = 15 ns). It is observed that the buffer placed between reference and copying circuit of the mirror does not affect the transient response and RDCM is able to switch between the two states with settling time of 0.3 ns. The voltage at output node of mirrors is swept from 0 V to 750 mV, to obtain the dc characteristics. From Fig. 9 it is evident that the RDCM performance is superior to that of standard cascode current mirror. Variation in current of cascode current mirror is between 1.98–2.22 mA however, it is only between 2.0–2.02 mA in case RDCM.

In addition to this, Table 2 compares the output impedance of standard cascode current mirror and RDCM when both mirrors are conducting 2 mA current. Also, linearity is calculated for ADC with two different mirrors and the comparison is shown in Table 2. For ADC with cascode mirrors, the value of DNL on positive side is double that of DNL for ADC with RDCM and DNL of -1 clearly shows that one of the code is missing from the digital output. INL value is still on higher side for cascode mirror ADC producing diverse linearity pattern. Compared to output impedance of standard cascode mirror, average 10 times increment is obtained in RDCM output resistance. Almost 10 times reduced variation in current and equally good transient response leads to better ENOB, improved accuracy and linearity in ADC output.
For an 8 bit ADC, to obtain 1 LSB change in digital output, there must be 3.9 mV change in analog input. Therefore, to obtain less than a half LSB error in the output, offset of the comparator should be very small compared to 1.9 mV. Offset voltage of the dynamic latch comparator used in this design is found to be 220 μV and is considerably small as compared to analog resolution of the ADC.

The DNL and INL error, calculated by applying slow ramp (near DC signal) at ADC input are shown in Fig. 10. Peak DNL and INL error is $+0.70/−0.89$ and $+1.40/−0.10$ LSB respectively. The major error in DNL occurs in the middle of MSB transition while worst case INL is observed between the output codes 180 and 245. Though there is a satisfactory improvement in linearity, it is still amendable in future iterations of the ADC.

Signal to Noise and Distortion ratio (SNDR) of ADC is measured by calculating FFT spectrum of ADC output for full scale input voltage at 781 Hz and sampling rate of 100 kHz using 128 sample points (Fig. 11). The calculated SNDR is 48.68 dB providing effective number of bits (ENOB) of 7.79 bits. Improved SNDR shows that this innovative ADC design is resistant to disturbance and empower accurate conversion of sample detected by RFID TAG in noisy environment.

In addition to this, Fig. 12 shows the switch control signal and capacitor voltage $V_{CAP}$ for minimum (0 V) and maximum (1 V)
Fig. 9. Comparison of PMOS standard cascode and RDCM, when both the mirrors are designed to source 2 mA current.

Table 2
Cascode current mirror and RDCM $R_{out}$ comparison.

<table>
<thead>
<tr>
<th></th>
<th>Std. cascode mirror</th>
<th>Regulated dynamic current mirror (RDCM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output impedance</td>
<td>$R_{out}$ (for $I_o = 2 \mu A$)</td>
<td></td>
</tr>
<tr>
<td>NMOS</td>
<td>2.1 MΩ</td>
<td>18.4 MΩ</td>
</tr>
<tr>
<td>PMOS</td>
<td>894.7 kΩ</td>
<td>12.4 MΩ</td>
</tr>
</tbody>
</table>

Linearity in 90 nm CMOS technology

<table>
<thead>
<tr>
<th></th>
<th>ADC using Std. Cascode Mirror</th>
<th>ADC using regulated dynamic current mirror (RDCM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DNL</td>
<td>1.4/− 1</td>
<td>0.7/− 0.89</td>
</tr>
<tr>
<td>INL</td>
<td>0.1/− 1.6</td>
<td>1.4/− 0.1</td>
</tr>
</tbody>
</table>

Fig. 10. Differential and Integral Non linearity of the ADC.
input. In every bit cycle, control signal reduces to half of its value in previous cycle, and so does the voltage change made in capacitor voltage. For 0 V input only the NMOS RDCM (switch S2) is on which discharges the capacitor, leading to a digital output of 00000000. On the other hand, for 1 V input only the PMOS RDCM (switch S1) is enabled which charges the capacitor, giving all 1’s at the output of ADC. Fig. 12 proves the working of pulse width to analog switch-capacitor DAC as $V_{\text{CAP}}$ change for minimum input is exact mirror image of the $V_{\text{CAP}}$ change for maximum input.

To calculate the power consumption in ADC, 1 V peak to peak, near nyquist frequency sinusoid is applied to ADC input. The average power consumption in core ADC, when clocked at 100 kHz sampling rate comes out to be 6.75 $\mu$W. Table 3 shows the power consumption in different circuit components of the ADC. Being active circuits in the design, N-RDCM and P-RDCM constitute almost half of the total power. The comparator designed to obtain minimal offset voltage consumes only 17% of total power while the input sampling block dissipates the least power amongst all. The quantization energy ($E_Q$) for this ADC is calculated to be 305 fJ/conv-step while the figure-of-merit (FOM) which takes area occupied by the ADC into consideration [13] and has been used to compare the performance of ADC, defined as,

$$\text{FOM} = \frac{2^N \times f_{\text{sample}}}{\text{Power} \times \text{Chip - area}}$$

is computed to be $3.87 \times 10^{20}$.

Table 4 compares the performance of this ADC with its state-of-the-art counterparts. The proposed ADC has the highest FOM and smallest chip area compared to other ADCs in RFID application.

5. Conclusion

An 8 bit, 100 kS/s, 1V switch-capacitor DAC SAR ADC for RFID applications is presented in this paper. Only one capacitor in the circuit and low-complexity SAR logic tremendously minimizes the area acquired by the ADC on silicon wafer. As only one capacitor is used in this design, capacitor matching is not a concern here. To achieve high accuracy, good power efficiency and moderate speed, this unprecedented ADC incorporates regulated dynamic current mirrors (RDCM) in the design. Comparative DC and transient
analysis of standard cascode mirror and RDCM shows that the RDCM performs exceptionally well while providing approximately 10 times more stable current to precisely change the voltage across DAC-capacitor. This ADC design has SNDR of 48.68 dB and ENOB of 7.99 bits. At 100 kS/s, power consumption in ADC is only 6.75 μW. This architecture occupies only 0.0098 mm² on the chip, proving its candidature for sensor RFID interface circuits where the layout area of ADC is to be kept minimum compared to other circuitry while preserving the conversion accuracy and minimal power consumption in core ADC.

References


Table 4

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (CMOS)</td>
<td>180 nm</td>
<td>180 nm</td>
<td>130 nm</td>
<td>180 nm</td>
<td>180 nm</td>
<td>140 nm</td>
<td>350 nm</td>
<td>90 nm</td>
</tr>
<tr>
<td>Application</td>
<td>Wireless sensor nodes</td>
<td>Imager</td>
<td>Neural recording</td>
<td>Biomedical</td>
<td>RFID</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Supply voltage (V)</td>
<td>1</td>
<td>3.3/1.8</td>
<td>1.2</td>
<td>1.5</td>
<td>1.8</td>
<td>1.2</td>
<td>3.3</td>
<td>1</td>
</tr>
<tr>
<td>Sampling rate (kS/s)</td>
<td>200</td>
<td>768</td>
<td>31.2</td>
<td>137</td>
<td>1</td>
<td>6.25</td>
<td>500</td>
<td>100</td>
</tr>
<tr>
<td>Resolution (Bits)</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>8</td>
<td>12</td>
<td>6</td>
<td>8</td>
</tr>
<tr>
<td>DNL (LSB)</td>
<td>0.66</td>
<td>0.55</td>
<td>0.29/0.37</td>
<td>0.56</td>
<td>2</td>
<td>+1.4/–1.0</td>
<td>0.42</td>
<td>+0.7/–0.89</td>
</tr>
<tr>
<td>INL (LSB)</td>
<td>0.77</td>
<td>0.77</td>
<td>0.28/0.33</td>
<td>0.38</td>
<td>2.4</td>
<td>3</td>
<td>0.32</td>
<td>+14/–0.1</td>
</tr>
<tr>
<td>SNDR (dB)</td>
<td>49.7</td>
<td>60.94</td>
<td>60.26</td>
<td>53.8</td>
<td>60</td>
<td>–</td>
<td>–</td>
<td>48.68</td>
</tr>
<tr>
<td>ENOB (Bits)</td>
<td>7.9</td>
<td>9.83</td>
<td>9.7</td>
<td>8.65</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>7.79</td>
</tr>
<tr>
<td>Power (μW)</td>
<td>19</td>
<td>58</td>
<td>1.1</td>
<td>13.4</td>
<td>5.1</td>
<td>0.850</td>
<td>22.6</td>
<td>6.75</td>
</tr>
<tr>
<td>quantization energy (fJ/conv)</td>
<td>397</td>
<td>74</td>
<td>42</td>
<td>243</td>
<td>–</td>
<td>66.5</td>
<td>–</td>
<td>304</td>
</tr>
<tr>
<td>Chip area (mm²)</td>
<td>0.63 × 10⁻⁶</td>
<td>1.27 × 10⁻⁶</td>
<td>2.64 × 10⁻⁹</td>
<td>2.30 × 10⁻⁹</td>
<td>1.39 × 10⁻⁵</td>
<td>8.60 × 10⁻¹⁹</td>
<td>0.35</td>
<td>0.0098</td>
</tr>
<tr>
<td>FOM</td>
<td>3.78 × 10⁻⁹</td>
<td>1.82 × 10⁻⁹</td>
<td>1.27 × 10⁻¹⁰</td>
<td>2.14 × 10⁻¹⁰</td>
<td>7.79 × 10⁻¹⁰</td>
<td>1.27 × 10⁻¹⁰</td>
<td>1.018 × 2.30 × 10⁻¹⁰</td>
<td>2.30 × 10⁻¹⁰</td>
</tr>
</tbody>
</table>