



Contents lists available at ScienceDirect

# Materials Science in Semiconductor Processing

journal homepage: [www.elsevier.com/locate/mssp](http://www.elsevier.com/locate/mssp)

## Alteration of gate oxides thickness for SOC level integration

Satinder K. Sharma\*, B. Prasad, Dinesh Kumar, Raj kumar

Electronic Science Department, Kurukshetra University, Kurukshetra 136 119, India

### ARTICLE INFO

Available online 16 September 2009

#### Keywords:

Alteration oxide thickness

C–V

J–E

 $D_{it}$  and FTIR

### ABSTRACT

The integration of entire system on a chip (SOC) is the major challenge for the semiconductor industries. The successful implementation of SOC will require innovation in both circuit design and fabrication technology. However, from a process technology point of view, it can be seen that in order to provide design flexibility each of the sub-system may require different gate oxide thicknesses. In this work,  $^{19}\text{F}^+$  implantation of variable doses on silicon is explored to achieve this goal. It has been observed that the differential oxide thickness can be achieved by varying the implanted dose of the fluorine on silicon, due to alteration in the oxidation rate. C–V and J–E characteristics are used to demonstrate the electrical behavior of fluorine implantation-based MOS devices. The stoichiometric composition analysis of dielectric materials is reported by FTIR measurements. The control over the oxide thickness, interface states, threshold voltage and stoichiometric composition of dielectric materials could play a vital role in the SOC level integration.

Crown Copyright © 2009 Published by Elsevier Ltd. All rights reserved.

### 1. Introduction

The evolution of microelectronics and its application in the computer technology have made a tremendous impact in all walks of human life. Moore's [1] law has driven much of the semiconductor revolution for the past 20 years. However, in today's integrated wireless communications environment, system-on-chip (SOC) solutions are becoming increasingly important for cost reduction as well as operational flexibility. System-on-chip solutions refer to the integrating different sub-systems onto the same chip. Combining logic circuits and several different memory elements on one chip with multiple supply voltages requires the use of multiple gate oxides thickness on the same wafer [2,3]. The successful implementation of SOC will require innovation in both circuit design and fabrication technology. However, from a process technology point of view, it can be seen that in order to provide process design flexibility each of the modules can require different gate oxide thicknesses [4]. SOC has capability to

face this challenging task to integrate digital and analog circuits on the same chip. A trend of combining logic circuits and different memory elements on one chip or accommodating multiple supply voltages has increased the need for growing multiple gate oxide thicknesses on the same wafer. To meet these requirements of SOC technology demands new inter-level dielectrics of high quality and reliability, low stress, simplicity of process and ease to integration. Different techniques have been proposed to grow multiple gate oxide thicknesses in literature over the last few years [5–8]. One such technique is to grow the gate oxide throughout and etch back the gate oxide where thin oxides are required masking the thicker oxides regions [5]. The advantage of this technique is that it can be easily implemented with the existing processing technology. Imai et al. [4] has reported triple gate technologies where a thin gate oxide is grown for the core logic and pass transistors, a thicker oxide for the lower power CMOS areas and an even more thicker gate oxide for the I/O modules. Togo et al. [9] demonstrated a system-on-chip fabrication for dual gate CMOS field-effect transistors (FETs) with multiple-thickness gate oxides by using  $\text{Ar}^+$  and  $\text{N}^+$  implantation. King et al. [10] have demonstrated the method of using masked

\* Corresponding author.

E-mail address: [satinder08@gmail.com](mailto:satinder08@gmail.com) (S.K. Sharma).

oxygen implantation. The use of both Ar<sup>+</sup> and N<sup>+</sup> implantation produces a 20% difference in gate oxide thickness between the low-speed memory device region and the high-performance logic region for the integration of digital, analog, power management, I/O, FLASH, RAM, etc. on the same die in the same chip [3]. Hinriches and Preikszat [11] and Badawi and Anand [12] attempted oxygen implantation and demonstrated that severe damages occur in the substrate, casting oxygen implantation as an unsuitable technique for forming gate oxides. However, more recent studies have indicated that oxygen implantation could be used for sub-5 nm oxide technologies [13]. A class of materials that have received much attention recently is the halogens implantation-based dielectric materials. Enhancement in the oxidation rate due to different halogens (chlorine, iodine) and xenon species was compared for different oxidation and implants conditions [14,15]. Chlorine implantation in silicon has been found to enhance the oxidation rate and decrease in generation of stacking faults during thermal oxidation [16]. Fluorine-implanted silicon after annealing is expected to leave less residual damages due to its smaller size as compared to the other halogens. An obvious advantage of fluorine implantation-based dielectric films is their similarity with standard oxide films, less leakage current and hence their ability to be readily integrated into the process [17–19]. Not much attempt has been reported in the literature on fluorine implantation with a view of altering the oxide thickness for SOC level integration. In the present work, the low energy fluorine ions have been implanted at varying doses to alter the oxidation rate of silicon and thereby the differential thickness of grown ultra-thin oxides could be achieved.

## 2. Experimental

RCA cleaned p-type silicon wafers of <100> orientation and 10–30 Ω cm resistivity were used for these experiments. Fig. 1 shows the temperature–time cycle of furnace used for the oxidation to achieve a good thickness control and uniformity of grown oxide. One standard liter per minute (SLM) of oxygen was added to 19 SLM of nitrogen during ramping up to avoid the nitride micro-cluster formation. Wafers were loaded at 800 °C and furnace temperature was raised to 900 °C at a ramp rate of 10 °C/min up to 890 °C and at 3 °C/min to the final temperature.

The thickness of oxide grown during this cycle was found to be 8.1 nm. After oxidation, wafers are spun coated with positive photoresist and masked to expose 3/4th part of wafer towards major flat. After developing wafers were given oxide etch dip in 1:50 (HF+H<sub>2</sub>O) to remove oxide from 3/4th part of wafers. The wafers were masked again to keep 1/2 portion of the wafers (opposite to major flat) covered with photoresist. This leaves the pre-grown oxide portion and some un-implanted portion covered with photoresist. The wafers were split into four sets, pre-grown, un-implanted, fluorine implanted with lower doses and higher doses. Wafers were split in three sets and implanted by the industry standard high current ion implanter EATON, NV10-80, (implant<sup>1</sup>) [ $1 \times 10^{14}$ ,




Fig. 1. Details of furnace oxidation cycles.




Fig. 2. Cross-sectional view of the wafers implanted with different fluorine doses.

$2 \times 10^{14}$  and  $2.5 \times 10^{14}$  ions/cm<sup>2</sup>) as shown in Fig. 2. Then all the wafers were again masked to keep 3/4th part of the wafer (opposite to major flat) covered with photoresist. Second implant (implant<sup>2</sup>) is then carried out again on these three sets at  $2 \times 10^{14}$ ,  $2 \times 10^{14}$  and  $2.5 \times 10^{14}$  ions/cm<sup>2</sup>, respectively. In this way, the 1/4th portion of these sets of wafers received total dose (implant<sup>1</sup>+implant<sup>2</sup>) of  $3 \times 10^{14}$ ,  $4 \times 10^{14}$  and  $5 \times 10^{14}$  ions/cm<sup>2</sup>.

Then oxidation is carried out in the furnace at 900 °C for 5 min in presence of dry oxygen diluted with nitrogen and obtained thicknesses of 2.0, 2.1, 2.2, 2.3, 2.5, 2.7, 3.0 and 8.1 nm as measured using Rudolf Research's Ellipsometer (Auto EL-III). After the removal of the backside oxide, a thick layer of aluminum film was deposited for back contact. In the front side, gate electrodes of  $100 \mu\text{m} \times 100 \mu\text{m}$  area were patterned using photolithography and wet etching technique. Aluminum metal films for front and back contacts were deposited using DC sputtering. The MOS capacitors thus obtained were electrically characterized at room temperature by capacitance–voltage (C–V) at 1 MHz frequency and current–voltage (I–V) measurements using a Keithley 590 C–V Analyzer, 230 Voltage Source and Keithley 2602 source

meter. The stoichiometric analyses of ultra-thin dielectric films were carried out by ABB BOMAN FTIR system.

### 3. Results and discussions

C–V characteristics of MOS devices measured for pre-grown and for oxide films grown on p-type silicon before and after  $^{19}\text{F}^+$  implantation at a dose of  $1 \times 10^{14}$ ,  $2 \times 10^{14}$  and  $2.5 \times 10^{14}$  ions/cm<sup>2</sup> low dose (implant<sup>1</sup>) and  $2 \times 10^{14}$ ,  $2 \times 10^{14}$  and  $2.5 \times 10^{14}$  ions/cm<sup>2</sup> high dose (implant<sup>2</sup>), respectively is shown in Fig. 3. Therefore, in this fashion the 1/4th portion of these sets of wafers anticipated total dose (implant<sup>1</sup>+implant<sup>2</sup>) of  $3 \times 10^{14}$ ,  $4 \times 10^{14}$  and  $5 \times 10^{14}$  ions/cm<sup>2</sup> as shown in Fig. 2.

The gate voltage was swept from inversion to accumulation [+5V to –5V] during the C–V measurements. For pre-grown, un-implanted, low-dose fluorine-implanted and high-dose fluorine-implanted oxide, C–V characteristics of MOS devices show that the maximum and minimum values of computed capacitances are given in Table 1. The different values of capacitances for these devices may be endorsed to variation in oxide thickness or due to a possible alteration in the dielectric constant of grown oxide due to the incorporation of fluorine. However, the second possibility was ruled out by measuring the oxide thickness using Ellipsometry, because the effect of change in film




Fig. 3. C–V characteristics of MOS devices measured at 1 MHz for pre-grown and oxide films grown on p-type silicon before and after fluorine implantation at the different doses.

Table 1.

Measured parameters of MOS devices with ultra-thin SiO<sub>2</sub>.

Parameters	Wafers oxidized at 900 °C for 5 min							
	Samples							
	Pre-grown	Un-implanted	Dose $1 \times 10^{14}$	Dose $2 \times 10^{14}$	Dose $2.5 \times 10^{14}$	Dose $3 \times 10^{14}$	Dose $4 \times 10^{14}$	Dose $5 \times 10^{14}$
Oxide thickness measured by C–V (nm)	8.3	2.1	2.2	2.3	2.5	2.7	2.9	3.2
Oxide thickness measured by Ellipsometer (nm)	8.1	2.0	2.1	2.2	2.3	2.5	2.7	3.0
Oxide capacitance C <sub>max</sub> (pF)	46	165	158	151	145	138	127	112
Oxide capacitance C <sub>min</sub> (pF)	1.5	0.7	1.1	1.5	0.5	1.0	1.1	0.8

characteristics on C–V and Ellipsometer measurements are shown in Table 2 [15].

Table 1 compares the oxide thickness measured from the Ellipsometry and obtained using the C–V measurements. The results clearly indicate that within the experimental error, the measured thicknesses were same. So, we conclude that the change in capacitance was due to the change in oxide thickness rather than due the change in the dielectric constant as shown in Fig. 4.

The relationship for the Ellipsometry data are

$$T_{\text{ox}} \times \eta_f = \alpha(\Delta_{\text{si}} - \Delta) \tag{1}$$

where  $\alpha$ ,  $\Delta_{\text{si}}$  and  $\eta_f$  are constants that depend on the wavelength used,  $\Delta$  is the measured Ellipsometric data and  $\eta_f$  refractive index of the film.

The refractive index  $\eta_f$  of a film is determined by

$$\eta_f = \left( \frac{\epsilon}{\epsilon_0} \right)^{1/2} \tag{2}$$

Table 2.

Effect of change in film characteristics on C–V and Ellipsometer measurements.

	C-V	Ellipsometer
$T_{\text{ox}} \uparrow$	$T_{\text{ox}}$ Measured $\uparrow$	$T_{\text{ox}}$ Measured $\uparrow$
$\epsilon \downarrow$	$T_{\text{ox}}$ Measured $\uparrow$	$T_{\text{ox}}$ Measured $\downarrow$




Fig. 4.  $V_{\text{FB}}$  and  $T_{\text{ox}}$  variation with fluorine ions doses of MOS devices.

where  $\varepsilon$  and  $\varepsilon_0$  are the dielectric constant film and free space, respectively.

These results clearly indicate that the oxidation rate has increased after fluorine implantation.  $C-V$  characteristics of MOS based on pre-grown oxide indicates a flat band voltage ( $V_{FB}$ ) shift of 1.7V along the negative voltage axis indicating the presence of high density of fixed positive charges (+Q) in the pre-grown silicon oxide film. Un-implanted region shows the flat band voltage shift of 1.3V along the negative axis. The pre-grown  $\text{SiO}_2$  layer was etched using HF-based etchant. This treatment forms Si-F (silicon-fluorine) network as previously observed by Kasi et al. [20] and results in a significant shift of the flat band ( $V_{FB}$ ) voltage due to the reduction of fixed oxide charges within the thin dielectric films. After low dose at energy (10 keV) fluorine ions implantation at  $1 \times 10^{14}$ ,  $2 \times 10^{14}$  and  $2.5 \times 10^{14}$  ions/cm<sup>2</sup> doses, the flat band voltage has been shifted from 0.89 to 0.24 V, respectively, along the negative voltage axis. After fluorine ions implantation at  $3 \times 10^{14}$ ,  $4 \times 10^{14}$  and  $5 \times 10^{14}$  ions/cm<sup>2</sup> high doses at energy (10 keV), the flat band voltage has been shifted from 0.13 to 0.10V, respectively, along the direction of positive voltage axis.

However, the shift in  $V_{FB}$  computed for the pre-grown oxide is  $-1.7\text{V}$  with respect to the un-implanted and maximum fluorine dose-implanted silicon. In case of pre-grown oxide the absolute value flat band is  $-0.90\text{V}$ , while the  $V_{FB}$  computed for un-implanted and the maximum fluorine-implanted dose (5E14) are  $-1.38$  and  $-0.1\text{V}$ , respectively. Therefore, the shift in  $V_{FB}$  between pre-grown and un-implanted device is  $0.48\text{V}$  ( $0.9-1.38\text{V}$ ). Similarly, the shift in un-implanted to the maximum fluorine-implanted dose (5E14) is  $1.28\text{V}$  ( $1.38-0.1\text{V}$ ). Hence, the net shift in  $V_{FB}$  from pre-grown oxide to the maximum fluorine implanted is  $1.76\text{V}$  ( $1.28+0.48\text{V}$ ). Hence, the flat band voltage shift of 1.7V from pre-grown oxides to the fluorine implanted of 0.10V gate oxides indicate the flexibility of altering the flat band voltage ( $V_{FB}$ ) with low energy fluorine ion implantation as shown in Fig. 4. The similar results have also been reported by Perera Rohana et al. [21] and were attributed due to the reduction of the positive charges in the thin oxides.

As indicated in Fig. 5, there was a significant change in the threshold voltage ( $V_{TH}$ ) of pre-grown, un-implanted and fluorine implanted at low-dose and high-dose samples. There could be fixed positive charges within the pre-grown oxide and the incorporation of fluorine was expected to compensate the fixed positive charges and hence results in the change of threshold voltage. Even in the case of un-implanted samples, there could be significant fluorine incorporation due to HF treatment [22–24]. Similarly, Fig. 5 shows the effective oxide charge ( $Q_{EFF}$ ) variation with the fluorine incorporation. There is a decrease in the effective oxide charge due to fluorine incorporation in the oxide. The shift in the flat band voltage in the positive direction with fluorine ion implantation and reduction in the oxide charges implies that fluorine implantation contributes negative charges. Maegawa and co-workers [25–27] have reported the similar behavior of fluorine ion implantation in gate oxides.




Fig. 5.  $V_{TH}$  and  $Q_{EFF}$  variation with fluorine ions doses for MOS devices.




Fig. 6.  $J$  versus  $E$  of MOS device with ultra-thin  $\text{SiO}_2$ .

The  $V_{FB}$  and  $V_{TH}$  shifts are computed from the  $C-V$  measurements. As shown in Fig. 3, the pre-grown oxide indicates  $C-V$  shift towards the negative voltage axis as compared to un-implanted and fluorine implantation-based MOS devices. However, the pre-grown oxide have the oxide thickness of  $\sim 8.1\text{nm}$ , in which the effect of net positive oxide charges may be neutralized by the bulk charges, while in case of un-implanted and fluorine-implanted samples the thickness of grown oxide varies from 2 to 3 nm. Hence, the effect of positive oxide charges is sufficient to result the significant shift in  $V_{FB}$  and  $V_{TH}$ . However, the high density of positive oxide charges could be compensated by the incorporation of fluorine, which introduces the negative charges within oxide either by oxide removal with HF or by fluorine ion implantation. It results a significant shift in  $V_{FB}$  and  $V_{TH}$  of devices. Therefore, as the fluorine implantation alters the oxidation rate of silicon, it could be one of the possible applications in controlling the flat band voltage/threshold voltage in addition to the channel doping.

Fig. 6 shows the gate leakage current density of MOS capacitors, as a function of gate electric field ( $E$ ). As evident from Fig. 6, there is a significant reduction in the

gate leakage current with the electric field for increased dose of fluorine ions. It was attributed to the reduction of the gate oxides defects [24,25]. Fig. 7 shows the distribution of interface state density ( $D_{it}$ ) in the Si band gap before and after fluorine incorporation within the oxide.

The interface trap density versus energy curve examines the trap densities near the mid-gap ( $E_t$ ). The interface trap energy from mid-gap ( $E_t$ ), was measured as the difference of silicon surface potential ( $\psi_s$ ) and bulk potential ( $\Phi_B$ ) [26,27].

This measurement also implies the improvement in oxide quality due to the reduction of interface state density. The above results of significant variation in the oxide thickness and trapping properties of Si/SiO<sub>2</sub> interface clearly follow the two-step model to explain the bonding behavior of fluorine in oxide as shown in Fig. 8. First, fluorine diffuses and bonds to dangling bonds and

weakened bonds in the silicon dioxide. After these interface regions have been saturated with fluorine, additional incorporation occurs primarily in the bulk. The fluorine will then break the Si–O bonds and displace




Fig. 9. Trapping mechanism for (a) fluorine displaces an oxygen in Si–O–Si bond. (b) The dangling bond on silicon atom act as a trap.




Fig. 7. Interface state density ( $D_{it}$ ) versus interface trap energy density ( $E_t$ ) of MOS device with ultra-thin SiO<sub>2</sub>.




Fig. 10. FTIR spectra of un-implanted and F<sup>+</sup> implanted SiO<sub>2</sub> at  $1 \times 10^{14}$ ,  $2 \times 10^{14}$ ,  $3 \times 10^{14}$  and  $5 \times 10^{14}$  ions/cm<sup>2</sup>, respectively.




Fig. 8. Mechanism for additional oxide growth due to fluorine incorporation at Si/SiO<sub>2</sub> interfaces.

**Table 3.**FTIR data for different thicknesses of un-implanted and F<sup>+</sup> implanted SiO<sub>2</sub> films.

Implanted dose	Oxide thickness (nm)	(a) Si–O bending at 750 cm <sup>-1</sup>		(b) Si–O–Si bending at 808 cm <sup>-1</sup>		(c) Si–O–Si stretching at 1078 cm <sup>-1</sup>		(d) Si–O asymmetric stretching	
		Peak value	FWHM	Peak value	FWHM	Peak value	FWHM	Peak value	FWHM
Un-impl.	2.0	750	9.8	808	78.2	1078	87.9	1279	101.70
1 × 10 <sup>14</sup>	2.1	752	11.8	810	80.07	1080	90.46	1281	102.03
2 × 10 <sup>14</sup>	2.2	753	12.31	811	84.96	1081	91.02	1283	104.46
2.5 × 10 <sup>14</sup>	2.3	755	14.31	814	85.02	1083	93.00	1285	106.67
3 × 10 <sup>14</sup>	2.5	756	20.20	815	95.91	1085	103.91	1286	108.45
4 × 10 <sup>14</sup>	2.7	758	21.92	817	98.71	1087	105.40	1289	110.05
5 × 10 <sup>14</sup>	3.0	760	25.80	819	100.13	1090	109.44	1291	111.01

oxygen at these sites. Last, the free oxygen diffuses to the interfaces and oxidizes additional silicon. These phenomena result in the increase in oxide thickness.

When fluorine displaces an oxygen atom in the oxide, the dangling bond on a silicon atom can act as a hole trap, which results the variation in threshold voltage as shown in Fig. 9 [15,28].

Fig. 10 shows the Fourier transform infrared (FTIR) spectra of fluorine implanted thermally grown ultra-thin SiO<sub>2</sub> films. In the literature, FTIR spectrum of ultra-thin SiO<sub>2</sub> showed the four principal vibration band spectra. The lowest frequency band at around 750 cm<sup>-1</sup> corresponds to Si–O bending, second one was 808 cm<sup>-1</sup> corresponds to derived from the Si–O–Si bending vibration, the third one at around 1078 cm<sup>-1</sup> corresponding to the Si–O–Si stretching and the fourth was at the 1279 cm<sup>-1</sup> described to Si–O asymmetric stretching vibrations [29–33].

Fig. 10(a)–(d) represents the Si–O bending, Si–O–Si bending mode, Si–O–Si stretching mode and asymmetric stretching, respectively. The shifts in the full-width half-maximum (FWHM) and peak positions of fluorine implanted at various doses and un-implanted, not all were shown in Fig. 10 of dielectric films were listed in Table 3. The magnitude of FWHM increased with increasing film thickness, which reflected to the increased number of vibration modes in the thicker film as shown in Fig. 10 [32].

These results also attributed to stress relief during film growth and relaxation of bond strain due to shift in the asymmetric stretching mode to higher wave-numbers. Hence, the increase in FWHM indicates the variation in the Si–O bonds disorderness of SiO<sub>2</sub> film with the <sup>19</sup>F<sup>+</sup> implantation [32,33]. The absorption band near 1230 cm<sup>-1</sup> that indicates the crystal structure. In literature a peak at 1250 cm<sup>-1</sup> was reported but no further interpretation of this vibration was given [32]. One possible hypothesis could be that the peak centered at 1254 cm<sup>-1</sup> was due to an interface Si–O was largely constrained by the Si substrate. Therefore, one could expect a transition region in which the Si–O was not stoichiometric and where the Si–O tetrahedral was not completely distributed at a random manner. As a consequence, some atomic layers of 'quasi-crystalline' silicon oxide could be present at the Si–Si–O interface. This suggests that the number of Si–O units contributing to the peak at 1279 cm<sup>-1</sup> increase with increasing oxide layer thickness, which was observed and shown in Fig. 10.

#### 4. Conclusion

This paper depicts a new technique to alter the oxidation rate of silicon and results in the differential oxide thicknesses using low energy fluorine ion implantation for SOC level integration. The significant variation in V<sub>TH</sub>, V<sub>FB</sub> and Q<sub>EFF</sub> have been found with the fluorine implantation dose, which could have possible applications in controlling these parameters in addition to the conventional channel doping. There is also a marked improvement in the quality of gate oxide as shown by the results of gate leakage current, the interface trap density and FTIR.

#### Acknowledgment

The authors would like to acknowledge the University Grant Commission (U.G.C.)–New Delhi for financial assistance, without whom this work would not have been possible.

#### References

- [1] Moore Gordon E. Cramming more components onto integrated circuits. *Electronics* 1965;38(8);38(8).
- [2] Adam Lahir S, Bowen Christopher, Law Mark E. On implant-based multiple gate oxide schemes for system-on-chip integration. *IEEE Trans Electron Dev* 2003;50(3):589.
- [3] Afridi M, Hefner A, Berning D, Ellenwood C, Varma A, et al. MEMS–based embedded sensor virtual components for system-on-a-chip (SoC). *Solid State Electron* 2004;48:1777.
- [4] Imai, K, et al. A high performance 100 nm generation SOC technology. *IEDM Tech Dig* 2001;455.
- [5] Doyle Brian. Simultaneous growth of different thickness gate oxide in silicon CMOS processing. *IEEE Electron Device Lett* 1995;16(7):301.
- [6] Green ML, Gusev EP, Degreave R, Grafunkel EL. Ultrathin SiO<sub>2</sub> and (<4 nm) Si–O–N gate dielectric layers for silicon microelectronics: understanding the processing, structure, and physical and electrical limits. *J Appl Phys* 2001;90(5):2057.
- [7] Reza Moazzami, Chenming Hu. A high-quality stacked thermal/LPCVD gate oxide technology for ULSI. *IEEE Electron Device Lett* 1993;14(2):72.
- [8] Gusev EP, Lu HC, Garfunkel EL, Gustafsson T, Green ML. Growth and characterization of ultrathin nitrided silicon oxide films IBM. *J Res Dev* 1999;43(3):265.
- [9] Togo M, Noda K, Tannigawa T. Multiple thickness gate oxide and dual-gate technologies for high-performance logic-embedded DRAMS. *IEEE Int Electron Devices Meet* 1996;499.

- [10] King YC, Kuo C, King TS, Hu C. Optimization of sub-5 nm multiple-thickness gate oxide formed by oxygen implantation. *Electron Devices* 2001;48:1279.
- [11] Hinriches G, Preiksatz D. A new process for simultaneous fabrication of a Buried and surface oxide layer. *Solid State Electron* 1996;39(2):231.
- [12] Badawi MH, Anand KV. A study of silicon oxides prepared by oxygen implantation into silicon. *J Phys D* 1977;10:1931.
- [13] King Chin-Ya, Kuo Charles, King Jae-Tsu, Chenming Hu. Optimization of sub-5-nm multiple-thickness gate oxide formed by oxygen implantation. *IEEE Trans Electron Devices* 2001;48(6):1279.
- [14] Sugizaki Taro, Murakoshi Atsushi, Ozawa Yoshio, Nakanishi Toshiro, Suguro Kyoichi. Dual thickness gate oxidation technology with halogen/xenon implantation for embedded DRAMs. *Jpn J Appl Phys* 2001;40(4B):2674.
- [15] Wright Peter J, Saraswat Krishna C. The effect of silicon dioxide gate dielectrics. *IEEE Trans Electron Devices* 1989;36(5):879.
- [16] Solmi Sandro, Negrini Paolo. Effect of chlorine implantation on oxidation enhanced diffusion of phosphorus in silicon. *Appl Phys Lett* 1984;45(2):157.
- [17] Shannon VL, Karim MZ. Study of material properties and suitability of plasma deposited fluorine-doped silicon dioxide for low dielectric constant inter level dielectrics. *Thin Solid Films* 1995;270:498–502.
- [18] Cheng YL, Wang YL, Wu YL, Liu CP, Liu CW, Lan, JK, et al. Moisture resistance and thermal stability of fluorine-incorporation silicone based low dielectric constant materials. *Thin Solid Films* 2004;447–448:681–7.
- [19] Guo Qing Zhang, Rong Liang Yan, Di Yan, Di Yuan Ren, Xue Feng Yu, Wu Lu. Reliability in fluorinated CMOS devices. *Microelectron J* 1997;28(5):581–5.
- [20] Kasi S, Liehr M, Cohen S. Chemistry of fluorine in the oxidation of silicon. *Appl Phys Lett* 1991;58(25):2975.
- [21] Perera Rohana, Ikeda Akihiro, Hattori Reiji, Kuroki Yukinori. Effect of post annealing on removal of defect sites in silicon oxynitride films grown by oxidation of silicon substrates nitrided in inductively coupled nitrogen plasma. *Thin Solid Films* 2003;423:212.
- [22] Maegawa S, Ipposhi T, Maeda S, Nishimura H, Ichiki T, Ashida M, et al. Performance and reliability improvement in poly-Si TFTs by fluorine implantation. *IEEE IEDM* 1993;93:41.
- [23] Nicollian EH, Brews JR. *MOS (Metal Oxide Semiconductor) Physics and Technology*. Wiley: New York; 1982.
- [24] Emil Jelenkovic V, Tong KY, Poon MC, Wong JSL. Effect of implanted fluorine on MOS structures with sputtered SiO<sub>2</sub> insulator. *Semicond Sci Technol* 1994;9:1673.
- [25] Homyar Mogul C, Timothy Rost A, Der-Gao Lin. Advantages of LDD-only implanted fluorine with submicron CMOS technologies. *IEEE Trans Electron Devices* 1997;44:3.
- [26] Song H, Farmer KR. Measuring interface state distribution in ultrathin MOS capacitors with direct tunnel current leakage. *Proc MRS Symp* 1999;5–9.
- [27] Stinespring CD, Freedman A. Studies of atomic and molecular fluorine reactions on silicon surfaces. *Appl Phys Lett* 1986;718:48.
- [28] Yuichiro Mitani, Hideki Satake, Yasushi Nakasaki, Akira Toriumi. Improvement of charge-to-breakdown distribution by fluorine incorporation into thin gate oxides. *IEEE Trans Electron Devices* 2003;50(11):2221.
- [29] Ay F, Aydinil A. Comparative investigation bonding in silicon based PECVD grown dielectric for optical waveguides. *Opt Mater* 2004;26:33.
- [30] Bensch W, Berghdz W. An FT-IR study of silicon dioxides for VLSI microelectronics. *Semicond Sci Technol* 1990;5:421.
- [31] Bhan RK, Ashokan R. Fourier transform infrared study of thermally grown SiO<sub>2</sub> in the presence of 1,1,1, trichloroethane. *J Appl Phys* 1992;71:2387.
- [32] Lanford WA, Rand MJ. The hydrogen content of plasma-deposited silicon nitride. *J Appl Phys* 1978;49(4):2473.
- [33] Nagasawa Y, Yoshii I, narake K, Yamamoto K, Ishida H, ishitani a. The study of the thermal oxide films on silicon wafers by Fourier transform infrared attenuated total reflection spectroscopy. *J Appl Phys* 1990;68:1429.