

# Realization and Performance Analysis of Facile-Processed $\mu$ -IDE-Based Multilayer HfS<sub>2</sub>/HfO<sub>2</sub> Transistors

Shivani Sharma, Subhashis Das<sup>®</sup>, *Member, IEEE*, Robin Khosla, *Member, IEEE*, Hitesh Shrimali, *Member, IEEE*, and Satinder K. Sharma<sup>®</sup>, *Member, IEEE* 

Abstract—A new and interesting field-effect transistor (FET) structure based on multilayer HfS<sub>2</sub> as a channel material, integrated with AI  $\mu$ -interdigitated electrodes ( $\mu$ -IDEs) and HfO<sub>2</sub> as a gate dielectric is reported for the first time. The electrical performance of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/AI<sub> $\mu$ -IDE</sub>-based FETs exhibited the threshold voltage of ~ -2.72 V, generous subthreshold swing (SS) of ~70 mV/dec, substantial  $I_{ON}/I_{OFF}$  ratio of ~10<sup>4</sup>, transconductance of ~1.5  $\mu$ S, a significantly high electron mobility of ~56.7 cm<sup>2</sup>/Vs at V<sub>ds</sub> = 1 V, and low gate leakage current of ~47 nA/cm<sup>2</sup> at V<sub>gs</sub> = -1 V. Therefore, moderate threshold voltage, generous SS, robust current saturation, ultralow off-state leakage current, and low operating voltage of the fabricated Al/HfO<sub>2</sub>/HfS<sub>2</sub>/AI<sub> $\mu$ -IDE</sub>, FETs show its potential for next-generation (NG) low-power FET applications.

Index Terms—  $\mu$ -Interdigitated electrodes ( $\mu$ -IDEs), HfO<sub>2</sub>, HfS<sub>2</sub>, low leakage current, low subthreshold swing (SS).

### I. INTRODUCTION

**T**RANSITION METAL dichalcogenides (TMDs) have captivated significant attention of the scientific fraternity to overcome the current limits of silicon-based technology due to their versatile properties, such as high carrier mobility of extremely thin channel regime, mechanical flexibility, high optical absorption coefficient, and potential for large-scale growth and processing [1]–[4]. Moreover, TMDs have enabled the fabrication of atomically thin layers with low density of dangling bonds and low surface roughness due to the weak van der Waals forces between the adjacent layers of the corresponding bulk materials [5].

Manuscript received March 6, 2019; revised April 27, 2019 and May 9, 2019; accepted May 11, 2019. Date of publication June 5, 2019; date of current version June 19, 2019. This work was supported in part by the Ministry of Human Resource Development, Government of India, and in part by the Science and Engineering Research Board, Government of India, through the National Post Doctoral Fellow (N-PDF) Scheme under Grant PDF/2016/003135. The review of this paper was arranged by Editor K. Alam. (*Corresponding authors: Hitesh Shrimali; Satinder K. Sharma.*)

S. Sharma, S. Das, H. Shrimali, and S. K. Sharma are with the School of Computing and Electrical Engineering, IIT Mandi, Mandi 175005, India (e-mail: hitesh@iitmandi.ac.in; satinder@iitmandi.ac.in).

R. Khosla is with the Department of Electronics and Communication Engineering, National Institute of Technology Silchar, Silchar 788010, India.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2019.2917323

Of late, numerous TMDs have been investigated, such as  $MoS_2$ ,  $MoSe_2$ ,  $WS_2$ ,  $WSe_2$ ,  $HfS_2$ ,  $HfSe_2$ ,  $ReS_2$ , and so on [4], [6]–[10]. Among these, hafnium disulfide (HfS<sub>2</sub>) was earlier considered as a semi-insulating material because the measured conductivity of HfS<sub>2</sub> is very low compared with that of MoS<sub>2</sub>. Recent studies predicted that HfS<sub>2</sub> is a strong contender as a channel material for next-generation (NG) field-effect transistors (FETs) because of its reasonable bandgap (~1.2 eV) and electron mobility (~1833 cm<sup>2</sup>/Vs), as compared to its TMD counterparts [11], [12].

TMDs act as the strong candidature, especially for tunnel FET applications. Although it suffers from low ON current and scaling channel length-related device issues, it can be addressed by using high quality and excellent device electrostatics of TMD film, and also with high- $\kappa$  dielectric along with the modified geometry of the device structure [13], [14].

There are several techniques for the synthesis of twodimensional (2-D) materials mostly based on the mechanical exfoliation, chemical exfoliation, i.e., the top-down approach [1], [15], and chemical vapor deposition [16]. Despite the good quality of the 2-D material, it suffers from very low yield and flake size. However, the chemical synthesis route of the TMDs has not been well explored, especially for electronic device fabrication to date. The merit of this technique includes the potential for bulk production of the desired materials in electronic device applications [17]. Moreover, the chemical route allows the film formation of the material for device fabrication which reduces the cost of the production significantly.

Furthermore, the gate dielectric for 2-D semiconducting layer, especially the insulator/2-D semiconductor interface, plays a critical role to define the carrier mobility and the gate leakage current density of the FETs [18], [19]. The lattice mismatch between the semiconductor and the gate dielectric can increase the surface scattering and results mostly in mobility degradation. Therefore, the dielectric/semiconductor interface engineering can efficiently dampen the Coulombic scattering of charge carriers in the atomically thin 2-D layer through the engineering of lattice mismatch effect between the semiconducting material and high- $\kappa$  dielectric [20].

The top-gated geometry has the advantage that it provides local gate biasing at low voltage, high-speed switching, and high integration density [21]. In order to reduce contact

0018-9383 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

resistance and parasitic capacitances, it is preferable to use top-gated devices. Moreover, to control the time-dependent degradation of the transistor, the top-gated geometry provides isolation from the moisture and contaminants from the environment. In the case of 2-D materials, the lithography on the atomically thin layer may cause severe damage to atomic structure and degrade the electrical properties of the FETs. Hence, to realize a viable device structure and performance, the integration of  $\mu$ -interdigitated electrodes ( $\mu$ -IDE) based geometry has been determined to serve as the source and drain at the underneath of the spin-coated chemically synthesized HfS<sub>2</sub> multilayer. Recently, HfS<sub>2</sub> as a conducting channel and Al<sub>2</sub>O<sub>3</sub> as a dielectric-based transistor are demonstrated where the drive voltage and charge carriers mobility are high and low, respectively [1].

Here, we report the  $\mu$ -IDE based multilayer of HfS<sub>2</sub> FETs with top-gated dielectric HfO<sub>2</sub> for the first time to the best of authors' knowledge. The integration of  $\mu$ -IDEs along with high- $\kappa$  material as the dielectric layer in HfS<sub>2</sub> FETs exhibit excellent transistor properties such as electron mobility  $\sim$ 56.7 cm<sup>2</sup>/Vs, subthreshold swing (SS) = 70 mV/dec, current ON/OFF ratio  $\sim 10^4$ , and transconductance of  $\sim 1.5 \ \mu$ S establishing its competency for low-voltage NG FET applications.

## **II. EXPERIMENTAL**

The Al/HfO2/HfS2 device structure-based FETs have been fabricated on the SiO<sub>2</sub>/Si substrate with the integration of Al  $\mu$ -IDEs as illustrated in Fig. 1(a). Initially, the SiO<sub>2</sub>/Si substrate is cleaned by acetone boiling at 60 °C, rinsed by isopropanol (IPA), and heated at 200 °C. Then, Al thin film (~50 nm) is deposited by thermal evaporation at  $\sim 1 \times 10^{-6}$ mbar pressure followed by defining Al  $\mu$ -IDEs by standard Maskless Optical Lithography (Intelligent Micro Patterning) process. The SU-8 (2002; Micro-Chem) negative photoresist was spin coated on the Al/SiO<sub>2</sub>/Si samples. The samples were then subjected to pre-exposure bake (PB) from room temperature (RT) to 95 °C for 10 min, and after PB, the samples were cooled down to RT. After the PB process, the samples were exposed to the illumination of 365-nm UV using Maskless Optical Lithography to pattern  $\mu$ -IDE structure, and the samples were consequently subjected to post exposure bake (PEB) from RT to 105 °C for 10 min. Thereafter, samples were developed using SU-8 developer (Micro-Chem), for 1 min followed by IPA rinse and N<sub>2</sub> gas purging and performed the hard bake at 150 °C for 20 min. To achieve  $\mu$ -IDE patterns, samples were etched through Al standard etchant [22]. The SU-8 covering the necessary Al was removed from samples by using N-methyl-2-pyrrolidone (NMP). The samples were incessantly stirred in NMP at 50 °C for about 5 h and rinsed by IPA to remove the NMP. Here, to minimize the parasitic [23]-[26], seven finger architecture of  $\mu$ -IDE which serve as source and drain for the end device, has been used and the channel length of  $\mu$ -IDEs has been kept  $\sim 15 \ \mu m$  to utilize the maximum flakes deposited by spin coating in the next step.

HfS<sub>2</sub> is prepared by a low-cost chemical route (hot injection method) using hafnium chloride (HfCl<sub>4</sub>) and carbon disulfide (CS<sub>2</sub>) as precursors at 350 °C [17]. In brief, HfS<sub>2</sub> was prepared



Fig. 1. (a) Process flow of source/drain formation ( $\mu$ -IDE) by maskless lithography. The negative photoresist (SU-8 2002) was spin coated and prebaked for 10 min followed by Raster exposure to 365-nm wavelength. The transferred patterns were postbaked for 10 min. (b) Schematic of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>,  $\mu$ -IDEs device with requisite dimensions (not to the scale) (HfS<sub>2</sub> solution in butanol has been spin coated followed by annealing at 95 °C). (c) Schematic of the cross-sectional view of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> device.

by adding the sulfur precursor at 350 °C in the solution of hafnium chloride and oleylamine, and heated for ~14 h. The stock solution was made using butanol and hexane mixture in 1:1 ratio. For spin coating, the solution is sonicated for ~5 h to separate the flakes and centrifuged to remove the bulk portion. The supernatant is mixed with butanol in 1:50 ratio to obtain the desired solution for spin coating. Multilayers of HfS<sub>2</sub> are spin-coated over Al<sub> $\mu$ -1DE</sub>/SiO<sub>2</sub>/Si substrate and confirmed by Atomic Force Microscope (AFM).

Furthermore, HfO<sub>2</sub> thin films are deposited by RF magnetron sputtering from the HfO<sub>2</sub> target (purity 99.99%) at ~150 W, Argon (100 sccm), and ~6 × 10<sup>-3</sup> mbar process pressure. Before sputtering on an active substrate, pre-sputtering was performed for ~10 min to eliminate any impurities present on the target surface. Finally, the top metal gate is deposited by thermal evaporation of Al (~100 nm) through a shadow mask and confined to the fingers of  $\mu$ -IDEs. The final realized device Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structure is shown in Fig. 1(b). The cross-sectional view of the Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> device structure is shown in Fig. 1(c).

The thickness of multilayers (~five layers with each monolayer of thickness ~0.7 nm) of HfS<sub>2</sub> is ~3.4 nm and surface morphology of both HfS<sub>2</sub> and HfO<sub>2</sub> are confirmed by AFM (Dimension Icon Bruker). The thickness of HfO<sub>2</sub> thin film is measured by variable angle spectroscopic imaging ellipsometer (EP4-SE; Accurion). The chemical analysis of HfS<sub>2</sub> has been confirmed by confocal Raman spectrophotometer (LabRAM HR Evolution; Horiba) with the excitation wavelength of 532 nm in the range of 300–500 cm<sup>-1</sup>. Raman mapping was done with gratings of 600 gr/mm and a very low laser power of ~0.17 mW on the sample. The electrical properties of the multilayer HfS<sub>2</sub>, FETs with HfO<sub>2</sub> as a gate dielectric were analyzed at RT using Keithley 4200-SCS.



Fig. 2. Room temperature Confocal Raman Spectroscopy of spin-coated  $HfS_2$  with the excitation wavelength of 532 nm and the laser power of 0.17 mW.



Fig. 3. (a) Surface micrographs of spin-coated  $HfS_2$  flakes. (b) Height profile of the  $HfS_2$ . Surface morphology of the sputtered  $HfO_2$  thin films at room temperature. (c) 2-D micrograph. (d) 3-D micrographs.

Confocal Raman spectroscopic analysis has been performed with the excitation wavelength of 532 nm for the confirmation of HfS<sub>2</sub>, as shown in Fig. 2. The Raman spectrum peak near 325 cm<sup>-1</sup> confirms the presence of  $A_{2u}$  mode for 1H phase of HfS<sub>2</sub> which corresponds to the out-of-plane vibration of S atoms in the HfS<sub>2</sub> structure. Similar observations are noticed in [27] and [28].

The surface morphology, thickness measurements of spincoated multilayers,  $HfS_2$  flakes as prepared by the chemical route and dielectric thin film,  $HfO_2$  deposited by sputtering have been analyzed by tapping mode AFM as shown in Fig. 3. The rms surface roughness and the thickness of multilayers  $HfS_2$  are ~1.16 and ~3.4 nm, respectively. On the other hand, the rms roughness of sputtered  $HfO_2$  thin film is ~0.27 nm. The thickness of the  $HfO_2$  is measured to be ~13.5 nm.

#### **III. RESULTS AND DISCUSSION**

Fig. 4(a) shows the output  $(I_{ds}-V_{ds})$  characteristics of the Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>-based FETs. The moderately linear behavior of  $I_{ds}$  versus  $V_{ds}$  is observed at low voltage up to 1 V suggesting the partially ohmic contact between  $\mu$ -IDE



Fig. 4. Electrical characteristics of the Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> FET on SiO<sub>2</sub>/Si substrate. (a) Output characteristics, where  $V_{ds}$  was swept from 0 to 3 V at  $V_{gs}$  varied from -3 to 2 V with the step of 1 V. (b)  $I_{ds}$  versus  $V_{gs}$  (logarithmic and linear scale) at  $V_{ds} = 1$  V for gate voltage varying from -5 to 3 V.

and HfS<sub>2</sub>. The significant enhancement in drain saturation current (5.8  $\mu$ A at  $V_{gs} = 2$  V) as collated from [1] (0.8  $\mu$ A at  $V_{gs} = 40$  V) may be attributed to the non intrusion of atmosphere with the channel region, resulting in higher stability. This evidently proves the stronger gate coupling with HfO<sub>2</sub> as the dielectric and results in strong drain current saturation (~5.8  $\mu$ A at  $V_{gs} = 2$  V).

Fig. 4(b) illustrates the transfer  $(I_{ds}-V_{gs})$  characteristics determined by measuring the drain-source current  $(I_{ds})$  as the function of top gate voltage  $(V_{gs})$  at the fixed drain voltage  $(V_{ds})$ . It is evident from Fig. 4(a) and (b) that the drain currents in the output characteristics as well as in the transfer characteristics are approximately the same for  $V_{gs} = 0$  V and  $V_{\rm ds} = 1$  V, both the characteristics have  $I_{\rm ds} = \sim 3.5 \ \mu A$  as marked with orange and green circles in Fig. 4(a) and (b), respectively. The I<sub>ON</sub>/I<sub>OFF</sub> ratio, SS, and threshold voltage  $(V_{\rm th})$  are estimated to be  $\sim 10^4$ , 70 mV/dec, and  $\sim -2.72$  V, respectively. SS is calculated by the inverse subthreshold slope of the logarithmic drain current  $(I_{ds})$  to the applied gate to source voltage  $(V_{gs})$  as depicted by the black circle on the black curve of Fig. 4(b). The  $I_{ON}/I_{OFF}$  ratio, here, is calculated from transfer characteristics for the curve where  $V_{ds}$  is 1 V  $(I_{\text{OFF}} \text{ when } V_{\text{gs}} = -5 \text{ V}, I_{\text{on}} \text{ when } V_{\text{gs}} = 2 \text{ V}).$  Here, the threshold voltage  $(V_{\text{th}})$  is computed from linear extrapolation (blue curve) of  $I_{ds}-V_{gs}$  curve in the linear region [29] as shown in Fig. 4(b) and marked with the red circle on the x-axis of the graph.

In the transistor, the field-effect mobility ( $\mu$ ) was calculated by the plot of  $I_{ds}$  versus  $V_{gs}$  at the fixed drain voltage of 1 V from the following equation [30]:

$$\mu = \frac{\partial I_{\rm ds}}{\partial V_{\rm gs}} \frac{L}{W C_{\rm ox} V_{\rm ds}} \tag{1}$$



Fig. 5. Capacitance–voltage (*C–V*) characteristics of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structures at 500 kHz (a) with S and D shorting and (b) without S and D shorting. Capacitance–voltage (*C–V*) characteristics of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structures at different frequencies (c) with S and D shorting (d) without S and D shorting.

where  $C_{ox}$  is the capacitance of the device Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> in the accumulation region. Here, the capacitance ( $C_{ox}$ ) of ~34 nF/cm<sup>2</sup> at 500 kHz was used to calculate the FET mobility. The channel width (*W*) is 70 µm and channel length (*L*) is 15 µm which leads to computed field-effect electron mobility of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> structure to be ~56.7 cm<sup>2</sup>/Vs.

The C-V characteristics are obtained by sweeping the gate voltage from accumulation (+3 V) to inversion (-3 V) at 500 kHz (frequency) as illustrated in Fig. 5(a) and (b). HfS<sub>2</sub> being used here is intrinsically n-type. Thus, from +1 to +3 V being called as the accumulation region, where  $HfS_2$  is the active channel at  $V_{gs} > 0$  V and operates in accumulation region. Similarly, as revealed from the output characteristics, where  $I_{ds}$  increases with  $V_{gs}$  from 0 to 2 V as a result of majority charge carrier accumulation in the channel region. On the other hand,  $V_{gs} < 0$  V causes the channel to deplete gradually, also designates from the decrease in  $I_{ds}$  with variation of  $V_{gs}$ from -1 to -3 V in the output characteristics, may be due to the depletion of majority charges in channel region or at the interface of HfO<sub>2</sub>/HfS<sub>2</sub>, which eventually instigates towards the inversion beyond -1 V due to the inversion of charges in the channel region [31]-[33].

The Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structure is attributed to the lower parasitic [23]–[26] leading to the enhancement of mobility.The capacitance–voltage (*C*–*V*) characteristics of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> (by shorting the drain and source and without shorting the source and drain) at different frequencies are shown in Fig. 5(c) and (d) which envisages the lower capacitance for the latter case. This significant variation in *C*<sub>max</sub> of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structures might be attributed to the lateral leakage between S and D. After the shorting of source and drain, higher value of capacitance of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> structure is witnessed; on the other



Fig. 6. (a) Schematic of the location of the trap charge density in  $HfS_2/HfO_2$  interface. (b) Equivalent circuit of the varying capacitance including the contribution of trap charges ( $C_{it}$ ) and quantum capacitance ( $C_q$ ).

hand, lower value of capacitance is noticed when source and drain are not shorted, as a consequence of charge carrier leakage and Maxwell–Wagner dispersion between electrodes [23]. This Maxwell-Wagner dispersion results into the lateral scattering of the charge carriers at the dielectric/semiconductor interface when the bias is applied at the gate and drain is left open, and when the source and drain are shorted, the charges are confined in the channel region. Here, preferentially, n-type carrier transport behavior is observed for the fabricated device of  $\sim$ 3.4 nm, HfS<sub>2</sub>(multilayer) channel. The total gate capacitance can be modeled as the combination of the capacitances due to oxide  $(C_{ox})$ , quantum confinement in the channel  $(C_q)$ , and the trapped charges  $(C_{\text{Dit}})$  at the HfO<sub>2</sub>/HfS<sub>2</sub> interface [34]–[36] as shown in Fig. 6(a) and (b). Here, as the quantum capacitance ( $C_q$ ) of the Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>, FETs originated in the inversion layer of the nanoscale device, which does not completely screen the quasi-static electric field during applied gate voltage  $(V_{gs})$ , the partial penetration of external electric field through the multilayer HfS<sub>2</sub> semiconducting channel will generate excess charge carriers and attribute to the quantum capacitance  $(C_q)$ . Since 2-D-based low dimension Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>, FETs ON current is the average carrier velocity times the charge injected into the channel region [34]. In fact, the electrical and transport characteristics of FETs are a function of the electrostatic fieldeffect control of these channel mobile carriers upon applied bias  $(V_{gs})$ .

The voltage drop across the channel is less than the total bias applied at the gate terminal; hence, the quantum capacitance  $(C_q)$  is the function of the localized channel potential  $(V_{lch})$  and can be expressed as [34]:

$$C_{\rm q} = -\frac{\partial Q_{\rm ch}}{\partial V_{\rm lch}}.$$
 (2)

The interface trap density between  $HfO_2/HfS_2$  interface is computed to be around  $10^{10}$  (eV)<sup>-1</sup>cm<sup>-2</sup> as shown in Fig. 6(a) from the following standard subthreshold slope (S<sub>S</sub>) expression [33]:

$$S_{S} = \left(1 + \frac{C_{D} + C_{it}}{C_{ox}}\right) (ln10) \left(\frac{kt}{q}\right)$$
(3)



Fig. 7.  $J_{g}$ -V<sub>g</sub>(gate leakage current density to the applied gate bias) characteristics of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> FET fabricated at room temperature.



Fig. 8.  $g_m - V_{gs}$  (transconductance versus gate bias) at  $V_{ds} = 1$  V characteristics of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>,  $\mu$ -IDE FET-fabricated structure.

where  $S_S$  is the subthreshold slope,  $C_D$  and  $C_{it}$  are the capacitance of the semiconductor and the interfacial trap charges, respectively.

In general, lower leakage current density is desired for low static power dissipations in NG FETs, hence increasing the lifetime of the device operation. The gate leakage current is calculated to be  $\sim$ 47 nA/cm<sup>2</sup> at -1 V gate voltage from the leakage current–voltage (*J*–*V*) characteristics shown in Fig. 7.

The transconductance  $(g_m)$  plays a crucial role in the transistor gain, which is an important parameter, especially for analog circuit implementations. Therefore, transconductance  $(g_m)$  of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub> FETs is computed by the following relation [29], [30]:

$$g_m = \frac{\partial I_{\rm ds}}{\partial V_{\rm gs}} \tag{4}$$

where  $I_{ds}$  is the drain current at particular  $V_{ds}$ , and  $V_{gs}$  is the applied gate bias.

However, for circuit applications, the transconductance must be high which reduces the contact resistance and hence, improves the device performance [37]; the maximum calculated value of  $g_m$  for Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub>µ-IDE</sub> is ~1.5 µS as shown in Fig. 8.

Finally, Table I shows the state-of-the-art available reports related to 2-D TMDs based FETs. It clearly perceives that the chemically synthesized HfS<sub>2</sub>-based FETs shows comparable electrical parameters with the mechanically exfoliated other 2-D materials. It can be clearly seen from the calculated parameters that the fabricated FETs show good SS and higher

 TABLE I

 COMPARISON OF SS AND MOBILITY ( $\mu$ ) FOR DIFFERENT

 TMD MATERIALS

Material	SS(mV/dec)	Applied gate bias (V)	Mobility (cm²/V-s)	Ref
MoS <sub>2</sub>	100		31.1	[38]
MoS2 (Dual Gate)	140	2	512	[39]
MoS <sub>2</sub>	-	2	190	[40]
WSe <sub>2</sub>	15000	40	4.7*E-3	[41]
MoS <sub>2</sub> /HfS <sub>2</sub>	300	12	-	[42]
WS <sub>2</sub>	70	-	20	[43]
MoTe <sub>2</sub>	140	-	10	[44]
HfS <sub>2</sub>	-	40	45	[1]
HfS <sub>2</sub>	-	80	7.6	[45]
HfS <sub>2</sub>	70	2	56.7	This work

mobility than the other HfS<sub>2</sub>-based FETs. The extracted transistor parameters strengthen the candidature of the proposed FET structure for NG technology beyond silicon.

## **IV. CONCLUSION**

In summary, a new and interesting  $\mu$ -IDE-based multilayer HfS<sub>2</sub> transistor with HfO<sub>2</sub> as a gate dielectric is investigated for low-power FETs applications. The electrical performance of Al/HfO<sub>2</sub>/HfS<sub>2</sub>/Al<sub> $\mu$ -IDE</sub>, FETs exhibit high electron mobility of ~56.7 cm<sup>2</sup>/Vs, the threshold voltage of ~ -2.72 V, SS of ~70 mV/dec, and transconductance of ~1.5  $\mu$ S which reveal high compatibility of HfS<sub>2</sub>, 2-D TMD with HfO<sub>2</sub> as a gate dielectric for NG FETs. The surface morphology investigation revealed a smooth surface of both the conducting 2-D channel material (HfS<sub>2</sub>) as well as of high- $\kappa$  dielectric (HfO<sub>2</sub>). Thus, the low threshold voltage, steep SS, ultralow OFF-state leakage current, and low operating voltage of the demonstrated  $\mu$ -IDE-based multilayers HfS<sub>2</sub> FETs with HfO<sub>2</sub> gate dielectric proves its potential for NG low-power device applications.

#### ACKNOWLEDGMENT

The authors would like to thank the Centre for Design and Fabrication of Electronic Devices (C4DFED) and Advanced Materials Research Centre (AMRC) IIT Mandi, for the use of various state-of-the-art device fabrication and characterization facilities for this paper. The author S. Sharma would like to thank Dr. S. Srinivasan, IIT Mandi, for discussion about the quantum effect of devices.

#### REFERENCES

- T. Kanazawa et al., "Few-layer HfS<sub>2</sub> transistors," Sci. Rep., vol. 6, Mar. 2016, Art. no. 22277.
- [2] S. Larentis, B. Fallahazad, and E. Tutuc, "Field-effect transistors and intrinsic mobility in ultra-thin MoSe<sub>2</sub> layers," *Appl. Phys. Lett.*, vol. 101, Nov. 2012, Art. no. 223104.
- [3] Y. Zhang *et al.*, "Direct observation of the transition from indirect to direct bandgap in atomically thin epitaxial MoSe<sub>2</sub>," *Nature Nanotechnol.*, vol. 9, pp. 111–115, Dec. 2014.

- [4] M. W. Iqbal *et al.*, "High-mobility and air-stable single-layer WS<sub>2</sub> fieldeffect transistors sandwiched between chemical vapor deposition-grown hexagonal BN films," *Sci. Rep.*, vol. 5, Jun. 2015, Art. no. 10699.
- [5] M. Chhowalla, D. Jena, and H. Zhang, "Two-dimensional semiconductors for transistors," *Nature Rev. Mater.*, vol. 1, no. 11, 2016, Art. no. 16052.
- [6] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS<sub>2</sub> transistors," *Nature Nanotechnol.*, vol. 6, no. 3, pp. 147–150, 2011.
- [7] S. R. Das, J. Kwon, A. Prakash, C. J. Delker, S. Das, and D. B. Janes, "Low-frequency noise in MoSe<sub>2</sub> field effect transistors," *Appl. Phys. Lett.*, vol. 106, Feb. 2015, Art. no. 083507.
- [8] W.-M. Kang *et al.*, "Multi-layer WSe<sub>2</sub> field effect transistor with improved carrier-injection contact by using oxygen plasma treatment," *Solid. State. Electron.*, vol. 140, pp. 2–7, Feb. 2018.
- [9] M. Kang *et al.*, "Electrical characterization of multilayer HfSe<sub>2</sub> fieldeffect transistors on SiO<sub>2</sub> substrate," *Appl. Phys. Lett.*, vol. 106, Apr. 2015, Art. no. 143108.
- [10] J. Shim *et al.*, "High-performance 2D rhenium disulfide (ReS<sub>2</sub>) transistors and photodetectors by oxygen plasma treatment," *Adv. Mater.*, vol. 28, pp. 6985–6992, Aug. 2016.
- [11] W. Zhang, Z. Huang, W. Zhang, and Y. Li, "Two-dimensional semiconductors with possible high room temperature mobility," *Nano Res.*, vol. 7, no. 12, pp. 1731–1737, 2014.
- [12] C. Gong, H. Zhang, W. Wang, L. Colombo, R. M. Wallace, and K. Cho, "Band alignment of two-dimensional transition metal dichalcogenides: Application in tunnel field effect transistors," *Appl. Phys. Lett.*, vol. 103, Jul. 2013, Art. no. 053513.
- [13] F. Chen, H. Ilatikhameneh, Y. Tan, D. Valencia, G. Klimeck, and R. Rahman, "Transport in vertically stacked hetero-structures from 2D materials," *J. Phys., Condens. Matter*, vol. 864, no. 1, 2017, Art. no. 012053.
- [14] F. Chen, H. Ilatikhameneh, Y. Tan, G. Klimeck, and R. Rahman, "Switching mechanism and the scalability of vertical-TFETs," *IEEE Trans. Electron Devices*, vol. 65, no. 7, pp. 3065–3068, Jul. 2018.
- [15] H. Lin *et al.*, "Rapid and highly efficient chemical exfoliation of layered MoS<sub>2</sub> and WS<sub>2</sub>," *J. Alloys and Compounds*, vol. 699, pp. 222–229, Mar. 2017.
- [16] D. Wang *et al.*, "Epitaxial growth of HfS<sub>2</sub> on sapphire by chemical vapor deposition and application for photodetectors," *2D Mater.*, vol. 4, no. 3, 2017, Art. no. 031012.
- [17] S. Jeong, D. Yoo, J.-T. Jang, M. Kim, and J. Cheon, "Well-defined colloidal 2-D layered transition-metal chalcogenide nanocrystals via generalized synthetic protocols," *J. Amer. Chem. Soc.*, vol. 134, pp. 18233–18236, 2012.
- [18] R. Khosla, D. K. Sharma, K. Mondal, and S. K. Sharma, "Effect of electrical stress on Au/Pb (Zr<sub>0.52</sub>Ti<sub>0.48</sub>) O<sub>3</sub>/TiO<sub>x</sub>N<sub>y</sub>/Si gate stack for reliability analysis of ferroelectric field effect transistors," *Appl. Phys. Lett.*, vol. 105, Sep. 2014, Art. no. 152907.
- [19] R. Khosla, P. Kumar, and S. K. Sharma, "Charge trapping and decay mechanism in post deposition annealed Er<sub>2</sub>O<sub>3</sub>MOS capacitors by nanoscopic and macroscopic characterization," *IEEE Trans. Device Mater. Rel.*, vol. 15, no. 4, pp. 610–616, Dec. 2015.
- [20] J. Yang *et al.*, "Improved growth behavior of atomic-layer-deposited high-k dielectrics on multilayer MoS<sub>2</sub> by oxygen plasma pretreatment," *ACS Appl. Mater. Interfaces*, vol. 5, no. 11, pp. 4739–4744, 2013.
- [21] M. H. Yang *et al.*, "Advantages of top-gate, high-k dielectric carbon nanotube field-effect transistors," *Appl. Phys. Lett.*, vol. 88, Feb. 2006, Art. no. 113507.
- [22] M. Soni, T. Arora, R. Khosla, P. Kumar, A. Soni, and S. K. Sharma, "Integration of highly sensitive oxygenated graphene with aluminum micro-interdigitated electrode array based molecular sensor for detection of aqueous fluoride anions," *IEEE Sensors J.*, vol. 16, no. 6, pp. 1524–1531, Mar. 2016.
- [23] B. Razavi, Design of Analog CMOS Integrated Circuits. New York, NY, USA: McGraw-Hill, 2000.
- [24] S. Luan and G. W. Neudeck, "An experimental study of the source/drain parasitic resistance effects in amorphous silicon thin film transistors," *J. Appl. Phys.*, vol. 72, p. 766, Apr. 1992.

- [25] F. Zárate-Rincón, G. A. Álvarez-Botero, R. S. Murphy-Arteaga, R. Torres-Torres, and A. Ortiz-Conde, "Impact of multi-finger geometry on the extrinsic parasitic resistances of microwave MOSFETs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2014, pp. 1–3.
- [26] M. Kang and I. Yun, "Modeling electrical characteristics for multi-finger MOSFETs based on drain voltage variation," *Trans. Elect. Electron. Mater.*, vol. 12, no. 6, pp. 6–9, 2011.
- [27] L. Roubi and C. Carlone, "Resonance Raman spectrum of HfS<sub>2</sub> and ZrS<sub>2</sub>," *Phys. Rev. B, Condens. Matter*, vol. 37, no. 12, pp. 6808–6812, 1988.
- [28] D. Singh, S. K. Gupta, Y. Sonvane, A. Kumar, and R. Ahuja, "2D-HfS<sub>2</sub> as an efficient photocatalyst for water splitting," *Catal. Sci. Technol.*, vol. 6, no. 17, pp. 6605–6614, 2016.
- [29] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, vol. 2, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2009.
- [30] S. Lai *et al.*, "HfO<sub>2</sub>/HfS<sub>2</sub> hybrid heterostructure fabricated *via* controllable chemical conversion of two-dimensional HfS<sub>2</sub>," *Nanoscale*, vol. 10, no. 23, pp. 18758–18766, 2018.
- [31] I. Jahangir, G. Koley, and M. V. S. Chandrashekhar, "Back gated FETs fabricated by large-area, transfer-free growth of a few layer MoS<sub>2</sub> with high electron mobility," *Appl. Phys. Lett.*, vol. 110, Apr. 2017, Art. no. 182108.
- [32] A. Nourbakhsh et al., "15-nm channel length MoS<sub>2</sub>FETs with singleand double-gate structures," in Proc. Symp. VLSI Technol. (VLSI Technol.), 2015, pp. T28–T29.
- [33] S. Kim et al., "High-mobility and low-power thin-film transistors based on multilayer MoS<sub>2</sub> crystals," *Nature Commun.*, vol. 3, Aug. 2012, Art. no. 1011.
- [34] M. K. Bera *et al.*, "Influence of quantum capacitance on charge carrier density estimation in a nanoscale field-effect transistor with a channel based on a monolayer WSe<sub>2</sub> two-dimensional crystal semiconductor," *J. Electron. Mater.*, vol. 48, no. 6, pp. 3504–3513, 2019.
- [35] H. Ilatikhameneh, Y. Tan, B. Novakovic, G. Klimeck, R. Rahman, and J. Appenzeller, "Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials," *IEEE J. Exploratory Solid-State Comput. Devices Circuits*, vol. 1, no. 1, pp. 12–18, Dec. 2015.
- [36] R. Khosla and S. K. Sharma, "Frequency dispersion and dielectric relaxation in postdeposition annealed high-κ erbium oxide metal–oxide– semiconductor capacitors," J. Vac. Sci. Technol. B, Microelectron., vol. 36, Nov. 2018, Art. no. 012201.
- [37] H. Klauk, U. Zschieschang, and M. Halik, "Low-voltage organic thinfilm transistors with large transconductance," J. Appl. Phys., vol. 102, Aug. 2007, Art. no. 074514.
- [38] M. Wen, J. Xu, L. Liu, P.-T. Lai, and W.-M. Tang, "Improved electrical performance of multilayer MoS<sub>2</sub> Transistor With NH<sub>3</sub>-annealed ALD HfTiO gate dielectric," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 1020–1025, Mar. 2017.
- [39] H. Liu and P. D. Ye, "MoS<sub>2</sub> dual-gate MOSFET with atomic-layerdeposited Al<sub>2</sub>O<sub>3</sub> as top-gate dielectric," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 546–548, Apr. 2012.
- [40] H. Wang *et al.*, "Large-scale 2D electronics based on single-layer MoS<sub>2</sub> grown by chemical vapor deposition," in *IEDM Tech. Dig.*, vol. 6, 2012, pp. 88–91.
- [41] A. Di Bartolomeo et al., "A WSe<sub>2</sub> vertical field emission transistor," Nanoscale, vol. 11, no. 4, pp. 1538–1548, 2019.
- [42] W. Zhang, S. Netsu, T. Kanazawa, T. Amemiya, and Y. Miyamoto, "Effect of increasing gate capacitance on the performance of a p-MoS<sub>2</sub>/HfS<sub>2</sub> van der Waals heterostructure tunneling fieldeffect transistor," *Jap. J. Appl. Phys.*, vol. 58, no. 58, 2019, Art. no. SBBH02.
- [43] J. Kumar, M. A. Kuroda, M. Z. Bellus, S.-J. Han, and H.-Y. Chiu, "Full-range electrical characteristics of WS<sub>2</sub> transistors," *Appl. Phys. Lett.*, vol. 106, Mar. 2015, Art. no. 123508.
- [44] N. R. Pradhan *et al.*, "Field-effect transistors based on few-layered α-MoTe<sub>2</sub>," ACS Nano, vol. 8, no. 6, pp. 5911–5920, 2014.
- [45] L. Fu et al., "Van der Waals epitaxial growth of atomic layered HfS<sub>2</sub> crystals for ultrasensitive near-infrared phototransistors," Adv. Mater., vol. 29, Aug. 2017, Art. no. 1700439.