NrGO Floating Gate/SiO_XN_Y Tunneling Layer Stack for Nonvolatile Flash Memory Applications

Mahesh Soni,^{1,2} Ajay Soni,³ and Satinder K. Sharma*¹

Abstract—This paper presents an ultra-thin silicon oxynitride (SiO_XN_Y, 4 nm) tunneling layer, nitrogen functionalized reduced graphene oxide (NrGO, 3-5 layer) floating gate (FG) and poly (methyl methacrylate) (PMMA, 60 nm) blocking layers based Al/PMMA/NrGO/SiO_xN_y/p-Si/Au, non-volatile flash memory (NVFM) structures. The ultra-thin SiOxNy helps in improving the interface with Si, resulting in lower gate leakage current density and considerable enhanced retention characteristics. The nitrogen engineered GO followed by reduction to NrGO under UV illumination attributes to the modification of the physiochemical properties, hence beneficial for non-volatile memory applications. The uniform, stress free and low temperature processing advocates the potential of PMMA as blocking layer for improved memory characteristics. The electrical characterizations on the fabricated Al/PMMA/NrGO/SiOxNy/p-Si/Au gate stack demonstrates a memory window (δW) of ~ 1.25 V (a) ± 3 V and ~ 2.6 V @ ± 5 V, low gate leakage current density (J) ~10 nA/cm² @ -1 V, retention $\sim 3 \times 10^{11}$ sec (> 10 years with extrapolation) and endurance of more than 100 cycles.

Index Terms— Non-volatile Flash Memory (NVFM), Ultra-Thin Silicon oxynitride, Nitrogen Functionalization, Memory Window, Gate leakage current density, Higher Retention and Endurance

I. INTRODUCTION

 $\mathbf{F}^{\text{OR}}_{\text{structures, the continuous scaling of tunneling, floating and}$ blocking layers have raised reliability based concerns, small memory window (δW) and low data retention (minimal gate leakage current density ~ < 50 nA /cm²), for instance [1-7]. To cope with the requirements for large δW , nano wire floating gate (NWFG) based NVFMs with low leakage current characteristics have been demonstrated [8, 9]. Although, the fabricated NW based NVFMs make use of complex geometries, requires multiple processing steps, which makes further device miniaturization difficult [10]. In this context, the low dimensional, solution processable reduced graphene oxide (rGO), FG-NVFMs have gained attention [1, 5, 7]. Previously reported rGO FG-NVFMs demonstrated moderate; memory characteristics ($\delta W \sim 4 V$) at high operating voltages (>15 V) [1, 5, 7]. To further improve the performance of the scaled NVFMs operation at low voltages (≤ 5 V), the following plays an important role, (a) interface of the tunneling layer with the Si, [11-14] (b) FG should have sufficient charge trapping sites, high density of states (DOS) (c) interface between the FG and blocking layer [1, 2, 7, 11-15].

¹Department of Physics, Lancaster University, Lancaster, LA14YB, United Kingdom, ²School of Computing and Electrical Engineering, Indian Institute of Technology Mandi, Mandi (H.P.),175075, India, ³School of Basic Sciences, Indian Institute of Technology Mandi, Mandi (H.P.),175075, India (e-mail: MS - m.soni@lancaster.ac.uk, AS - aja@iitmandi.ac.in, SKS - satinder@iitmandi.ac.in^{*}) In order to improve the tunneling layer and Si interface, nitrogen incorporation in SiO₂ (silicon dioxide) or oxynitridation of Si has gained interests [11-14, 16-20]. The recent work [11], demonstrates high performance of the gate stack using ultrathin oxynitride as an interfacial layer. The additional impact of nitrogen incorporation in oxides are, (i) improving the dielectric constant, possible to scale further [11, 12], (ii) enhanced immunity to electrical stress, lower gate leakage current [11, 13, 16-20]. In addition to this, during the past decade, one of the leading semiconductor industries (such as IBM) are also looking for oxynitrides (specifically silicon oxynitride (SiO_XN_Y)) as an interface layer [23, 24].

1

Therefore, in the present investigations, to obtain the uniform interface between tunneling layer and underlying Si, the oxynitridation of Si (silicon oxynitride, SiO_XN_Y) was performed and used as a tunneling layer. To improve the δ W in NVFMs operating at low voltages, functionalization (incorporation of additional charge trapping sites) of FG may be advantageous. As discussed in our previous report [9], doping GO with nitrogen (N) followed by reduction to NrGO proved useful and is reported to tune the physiochemical properties [25-27]. The similar atomic sizes between the carbon atoms in GO and nitrogen benefits strong bond formation and provide additional charge trapping sites [25-31].

Further, to maintain interface of the FG with the blocking layer, poly (methyl methacrylate) (PMMA) was spin coated over the NrGO/SiO_xN_Y/p–Si/Au, gate stack and used as blocking layer [9]. The spin coating technique was preferred in the present study as the commonly employed physical deposition techniques over FG NrGO, generate stress on the underlying NrGO leading to generation of additional defects in the NrGO which may degrade the performance of the fabricated NVFMs [9, 32]. This work presents a systematic investigation of the charge storage, gate leakage current density and retention analysis on the fabricated Al/PMMA/NrGO/SiO₂/Si/Au, NVFM structures. The cyclic Capacitance–Voltage (C–V), gate leakage current density– Voltage (J–V), Capacitance – Time (C–T) and endurance measurements were performed using Keithley 4200 SCS parameter analyzer.

II. EXPERIMENTAL

Figure 1 (a) – (h) shows the schematic for the fabricated NrGO FG based Al/PMMA/NrGO/SiO_XN_Y/p–Si/Au, NVFM structures. For the fabrication of NrGO based NVFM structure, 2-inch p–Si wafers (1–10 Ω cm) with <100> orientation were cleaned using standard RCA cleaning (Figure 1 (a)). For high



Figure 1 (a) – (h) Schematic view for the NrGO layer based Al/PMMA/NrGO/SiO_xN_Y/p–Si/Au, NVFM structure (i) Time line for the deposition of ultrathin (4 nm) SiO_xN_Y on cleaned Si wafer

quality, ultra-thin SiO_XN_Y tunnel oxide deposition, RCA cleaned Si wafers were loaded to Rapid Thermal Oxidation (AS-One, ANNEALSYS, France Make) at 25 °C under N2 flow (~ 800 sccm) and the temperature was then raised to 900 °C at a ramp rate of ~ 25 °C/sec. Followed by this, the wafers were subjected to nitrous oxide flow ~ 800 sccm at 900 °C for 90 sec. The temperature was then ramped down to 25 °C at rate of \sim 3 °C/sec under N₂ flow \sim 800 sccm. Timeline and various processing steps for the deposition of ultrathin SiO_XN_Y is shown in Figure 1 (i). Thereafter, the $SiO_XN_Y/p-Si/back-side$ oxide samples (Figure 1 (b)) were subjected to back side buffer oxide etch and immediately loaded into the e-beam evaporator for Au (~ 100 nm) back metallization (shown in Figure 1 (c) and (d)). Afterwards, the synthesized NGO [9, 33-35] was deposited over SiO_XN_Y/p–Si/Au using spin coating at a speed of 500 rpm (acceleration 100 rpm/s) for 15 s immediately followed by 2000 rpm (acceleration 500 rpm/s), for 30 s, finally the sample (NGO/SiO_XN_Y/p-Si/Au) was dried on a hotplate at 70 °C for 5 minutes (Figure 1 (e)). For reduction of NGO, the NGO/SiO_xN_y/p–Si/Au gate stack was kept in a UV chamber for illumination (with a sample to UV tube distance of 5 cm, as shown in Figure 1(f)). The further details regarding the reduction process, material characterizations at intermediate steps [9, 34, 36], number of layers (thickness) of NrGO are presented in our previous report [9, 27]. Later on, over NGO/SiO_xN_y/p-Si/Au gate stack, PMMA was spin coated at 3000 rpm (acceleration 1000 rpm/s) for 30 s and dried on a hot plate at 80 °C for 10 minutes, to serve as a blocking layer (shown in Figure 1 (g)). Finally, top metal, Al electrodes were thermally evaporated over PMMA/NGO/SiO_XN_Y/p-Si/Au using shadow mask to result into Al/PMMA/NGO/SiO_XN_Y/p-Si/Au, NVFM structures, shown in Figure 1 (h).

From each of the aforesaid device processing steps, set of reference samples from the same batch was held in reserve for further physical, chemical, optimization of various parameters and to fabricate the control samples. The thickness of the ultrathin SiO_xN_y and PMMA were found to be ~ 4 ± 0.2 nm (using J. A. Woollman ellipsometer) and ~ 60 \pm 2 nm (Nanomap-LS stylus profilometer), respectively. The fabricated Al/PMMA/NGO/SiO_xN_y/p–Si/Au, NVFM structures along with the control samples (Al/PMMA/SiO_xN_y/p–Si/Au & Al/SiO_xN_y/p–Si/Au) were also characterized at room temperature.

III. RESULTS AND DISCUSSIONS

The cyclic C-V measurements for the control samples Al/PMMA/SiO_XN_Y/p-Si/Au and Al/SiO_XN_Y/p-Si/Au as shown in inset of Figure 2 (a). It is clear from the C-V measurements on the control samples, that, there is no noticeable difference during the forward (from inversion to accumulation) and reverse (accumulation to inversion) C-V sweeps, attributing towards no charge trapping/de-trapping, confirms for the uniform interface between layers. Further, the cyclic C-V measurements for Al/PMMA(~60 nm)/NrGO/SiO_XN_Y(~4 nm)/p-Si/Au structures at a frequency of 1MHz under different low sweep voltages ± 3 V (marked with "A) and ± 5 V (marked with "B") (shown in Figure 2 (a)) were carried out to elevate the memory characteristics, memory window (δW) [9]. As clearly seen from the Figure 2 (a), the cyclic C-V measurements for Al/PMMA/NrGO/SiOxNy/p-Si/Au, NVFM structures demonstrate two interesting characteristics, first, a



Fig. 2 Cyclic C–V measurements for the fabricated Al/PMMA/NrGO/SiO_XN_Y/p–Si/Au NVFM structures (a) at 1 MHz under different sweep voltages; (b) at sweep voltage of \pm 5 V as a function of frequency ranging from 0.1–1 MHz. Inset in (a) shows the Cyclic C–V characteristics for the control samples (Al/SiO_XN_Y/p–Si/Au and Al/PMMA/SiO_XN_Y/p–Si/Au) showing negligible memory window.

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <



Fig.3|J|–V characteristics for the fabricated Al/PMMA/NrGO/SiO_xN_y/p–Si/Au NVFM structure. Inset shows the |J|–V for \pm 10 V

clockwise hysteresis and second, a noticeable right shifted flat band voltage (V_{fb}) under reverse sweep. Thus, suggests charge trapping/memory effect in Al/PMMA/NrGO/SiO_XN_Y/p–Si/Au NVFM structure. As observed from Figure 2 (a), δ W for the fabricated Al/PMMA/NrGO/SiO_XN_Y/p–Si/Au NVFM structure is 1.25 V and 2.6 V at sweep voltage of \pm 3 V and \pm 5 V, respectively. The obtained clockwise hysteresis in the cyclic C– V curves indicates hole trapping in the NrGO layer, in line with the reports in literature [9, 37]. The obtained δ W (~ 1.25 V for \pm 3 V, 2.6 V for \pm 5 V) for the NrGO based NVFM in the present case is significantly higher than reported δ W for GO (δ W ~ 2.3 V @ -5/8 V) [21], rGO (δ W ~ 3 V @ \pm 14 V) [1], NrGO (δ W ~ 2 V @ \pm 3 V to -5V) [9], CNT (δ W ~ 400 mV for \pm 3 V) [22] based NVFM structures, also summarized in the Table I.

То confirm further, that the observed δW in Al/PMMA/NrGO/SiO_XN_Y/p-Si/Au is due to the trapping and de-trapping of charges at the trapping sites in the NrGO layer and not due to dielectric polarization, random defects, cyclic C-V measurements with varying frequency was also carried out [9]. Figure 2 (b) shows the cyclic C-V measurements on NrGO based NVFM gate stack with varying frequency (0.1 - 1 MHz)and clearly rules out the possibility of trapping/de-trapping of charges other than the FG NrGO. Although, it can be seen from Figure 2 (b), that with varying frequency, the cyclic C-V curves are have slightly right shifted V_{fb} and minimal increase in



3

Fig. 5 Endurance (Cyclic C–V over number of cycles) measurements for 100 cycles on the fabricated Al/PMMA/NrGO/SiO_xN_y/p–Si/Au NVFM structure. The inset shows the cyclic C–V measurements for 1^{st} , 10^{th} and 100^{th} cyclic sweeps

accumulation capacitance at low frequencies. The above discussed observation with varying frequency may be due to different response time for the charges trapped/de–trapped at the NrGO layer [9]. The cyclic C–V measurements for the fabricated Al/PMMA/NrGO/SiO_XN_Y/p–Si/Au NVFM structure in Figure 2 shows rapid switching under low voltage operation, hence advantageous for memory applications.

The estimate of number of charge carries stored per unit area (N_{NrGO}) in the FG can be calculated using (1) [1, 2, 9, 15].

$$N_{NrGO} = \frac{\delta W \times \varepsilon_0 \times \varepsilon_{PMMA}}{q \times t_{PMMA}} \tag{1}$$

where, ε_0 , ε_{PMMA} , q, and t_{PMMA} are the permittivity of air, dielectric constant of PMMA, electronic charge and thickness of PMMA, respectively. Using equation (1), N_{NrGO} was found to be ~10¹² cm⁻² for an applied bias of 5 V and ~5 × 10¹¹ cm⁻² for 3 V of applied bias. The calculated density of state values, N_{NrGO} in the present investigations is in close proximity with the DOS for multilayer graphene ~10¹³ cm⁻² eV⁻¹ reported in literature [1, 2, 9, 15]. The difference between the calculated values of N_{NrGO} in the present case and DOS of multilayer graphene reported in literature may be attributed (i) suppression of DOS in NrGO as a result of functionalization [9, 15, 28, 38] (ii) lower dielectric constant of PMMA ($\varepsilon_{PMMA} \sim 4$) as compared with the high-k dielectrics used in literature (HfO₂, $\varepsilon_{HfO_2} > 19$, Al₂O₃ $\varepsilon_{Al_2O_3} \sim 9$) [9, 15]. As discussed previously,



Fig. 4 Retention (C–T) characteristics for the fabricated Al/PMMA/NrGO/SiO_xN_Y/p–Si/Au NVFM structure. Inset shows the extrapolated C–T curves.



This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TDMR.2020.3010267, IEEE Transactions on Device and Materials Reliability

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <

TAE	LE I PERFORMANCE CO	OMPARISON FOR VARI	OUS NVFM ST	RUCTURES	
NVFM Structures	Sweep Voltages (in V)	Memory Window (in V)	Retention (in s)	Gate Leakage Current Density (nA/cm ²) @ -1 V	Ref
TaN/Al₂O₃/rGO/SiO₂/p-Si	± 14	~ 3		-	
	± 16	~ 5.8			r11
	± 18	~ 8			[1]
	± 20	~ 9.4			
Au/Al/Ti/Al ₂ O ₃ /graphene/SiO ₂ /p-Si	± 7	~ 2	- 10 ⁸	-	[2]
Au/Al/Ti/Al ₂ O ₃ /graphene/SiO ₂ /p-Si	± 7	~ 6			
TaN/Al₂O₃/few layer rGO/SiO₂/p-Si	± 8	~ 1.5		-	
	± 10	~ 2.6			[7]
	± 14	~ 4.2			[/]
	± 18	~ 6.8			
Al/PMMA/NrGO/SiO2/p-Si/Au	+ 3 to - 5	~ 2	- 10 ⁵	20	[9]
	± 7	~ 3.3			
TaN/Al ₂ O ₃ /GO/SiO ₂ /p-Si	- 5 to 8	~ 2.2		-	
	- 5 to 14	~ 7.5			[21]
TaN/Al ₂ O ₃ /rGO/SiO ₂ /p-Si	± 4	~ 1.4			[]
Pt/HfAlO/CNT/HfAlO/p-Si	± 3	~ 0.4	10^{4}	-	[22]
Al/PMMA/NrGO/SiO _x N _y /p-Si/Au	± 3	~ 1.25	- 3×10 ¹¹	10	
	± 5	~ 2.6			I HIS WORK

in the present investigations, the aim was to propose a simple and low-cost approach demonstrating improved memory performances under low bias operations, maintain the interface of the FG with the underlying tunneling and top blocking layer. The measured $|\mathbf{J}|$ for the fabricated Al/PMMA/NrGO/SiO_XN_Y/p-Si/Au, NVFM structures at dc voltage of 10 V is ~18 nA/cm² shown in Figure 3. The significantly higher $\delta W (\sim 2.6 \text{ V})$ and lower |J| (10 nA/cm² @ -1 V) is an indication of the enhanced reliability and feasibility for the use of Al/PMMA/NrGO/SiO_XN_Y/p-Si/Au structure for NVFM applications [2].

For the real-world memory applications, its necessary to investigate the retention (C-T) and endurance characteristics of Al/PMMA/NGO/SiO_XN_Y/p-Si/Au NVFM structures, as shown in Figure 4 and Figure 5, respectively. For the retention evaluation, a write pulse of ± 5 V for 0.1 s is applied followed by read voltage close to V_{fb} (-0.5 V). Here, the write pulse of -5 V corresponds to high state capacitance (C_{HIGH}), the write pulse of + 5 V corresponds to low state capacitance (C_{LOW}). While, the mid capacitance $(C_{\text{MID}}) = ((C_{\text{HIGH}} + C_{\text{LOW}})/2)$. As clearly noticed from the C-T characteristics that, initially for ~ 1000 s an exponential decay (rise) were observed for C_{HIGH} (C_{LOW}), and thereafter, till ~ 10^4 s the C_{HIGH} and C_{LOW} remains distinguishable (Figure 4). On extrapolating beyond 10⁴ sec, it is observed that C_{HIGH} coincide with C_{MID} at ~ 3 × 10¹¹ sec (inset of Figure 4) [15]. Hence. the fabricated Al/PMMA/NrGO/SiO_XN_Y/p-Si/Au, NVFM structure showed retention characteristics for ~ 3×10^{11} sec (approximately > 10 years). The observed retention in the present case is found to be significantly higher than the previously reported NVFMs utilizing GO, rGO, NrGO, CNT [1, 2, 7, 9, 21, 22].

Figure 5 shows the endurance (cyclic C–V, performed manually) measurements for the FG–NVFMs after 1st, 10th and 100th sweeps. For endurance measurements, the cyclic C–V sweeps were repeated for upto 100 cycles at a bias \pm 5 V. While the C_{HIGH} and C_{LOW} states measured at – 0.5 V (V_{fb}). It is clear

from the Figure 5, that as compared with the 1st C–V sweep, the devices behave robustly, showed stable and repeatable C-V characteristics even after 100th sweep cycles. Thus, the fabricated electrical characteristics on Al/PMMA/NrGO/SiO_XN_Y/p-Si/Au structures demonstrate potential for its use in next generation NVFM operating at low operating voltages. The FTIR analysis for the GO and NrGO are presented in Figure 6. The FTIR spectra shows a sp³ hybridized carbon (C–C) peak in GO at ~ 1620 cm^{-1} while sp² hybridized carbon peak in NrGO at ~ 1640 cm⁻¹ shown in Figure 6. Additionally, for GO, the FTIR shows the presence of functional groups, hydroxyl (-OH), carbonyl (C=O), epoxy (C-O-C) and carboxyl (O=C-OH) at 3370, 1720, 1380, 1060 & 960 cm⁻¹, respectively [9, 33]. While, for NrGO, the presence of carbon-nitrogen (C-N) and nitrogen-hydrogen (N-H) absorption peaks at 1390 & 1070, 3320 cm⁻¹, respectively and negligible absorption peaks of other functional groups confirms the N doping and reduction in GO.

4

IV. CONCLUSIONS

In summary, here we demonstrated, cost–effective and easily controlled Al/PMMA/NrGO/SiOxNy/p-Si/Au structure for next generation NVFM applications. The use of NrGO is owing to the outstanding electronic properties and low dimensionality. The ultra-thin SiO_XN_Y helps in providing enhanced interface with Si, while, the uniform, stress free and low temperature processing advocates the use of PMMA. The electrical characterizations fabricated for the Al/PMMA/NrGO/SiO_XN_Y/p–Si/Au devices show large memory window, long term data retention under low applied voltage, minimal gate leakage current densities and stable endurance. It indicates that the demonstrated FG-NVFM structure can be employed for low-cost NVFM applications at low voltages. The advantages of the present approach is compatibility with the existing semiconductor processing while the low temperature solution processing opens a new direction

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TDMR.2020.3010267, IEEE Transactions on Device and Materials Reliability

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 5

for organic electronics.

Acknowledgments

The authors are thankful to Centre for Nano Science and Engineering (CeNSE) Indian Institute of Science Bengaluru, India under Indian Nanoelectronics Users Program (INUP) sponsored by DeitY, MCIT, Government of India; Centre for Design and Fabrication of Electronic Devices (C4DFED) and Advanced Material Research Center (AMRC) Indian Institute of Technology Mandi, India for their clean room, sample preparation and characterization facilities.

Author Details

Mahesh Soni : 0000-0001-9549-8398 Ajay Soni : 0000-0002-8926-0225 Satinder Kumar Sharma*: 0000-0001-9313-5550

REFERENCES

- A. Mishra, A. Janardanan, M. Khare, H. Kalita, and A. Kottantharayil, "Reduced Multilayer Graphene Oxide Floating Gate Flash Memory With Large Memory Window and Robust Retention Characteristics," *IEEE Electron Device Letters*, vol. 34, no. 9, pp. 1136-1138, 2013.
- [2] A. J. Hong *et al.*, "Graphene flash memory," ACS nano, vol. 5, no. 10, pp. 7812-7817, 2011.
- [3] R. Khosla and S. K. Sharma, "Frequency dispersion and dielectric relaxation in postdeposition annealed high-κ erbium oxide metal–oxide– semiconductor capacitors," *Journal of Vacuum Science & Technology B*, vol. 36, no. 1, p. 012201, 2018, doi: 10.1116/1.4995809.
- [4] R. Khosla, P. Kumar, and S. K. Sharma, "Charge Trapping and Decay Mechanism in Post Deposition Annealed Er2O3 MOS Capacitors by Nanoscopic and Macroscopic Characterization," *IEEE Transactions on Device and Materials Reliability*, vol. 15, no. 4, pp. 610-616, 2015, doi: 10.1109/TDMR.2015.2498310.
- [5] A. Chen, "A review of emerging non-volatile memory (NVM) technologies and applications," *Solid-State Electronics*, vol. 125, pp. 25-38, 2016/11/01/2016, doi: <u>https://doi.org/10.1016/j.sse.2016.07.006</u>.
- [6] R. Khosla, E. G. Rolseth, P. Kumar, S. S. Vadakupudhupalayam, S. K. Sharma, and J. Schulze, "Charge Trapping Analysis of Metal/Al2O3/SiO2/Si, Gate Stack for Emerging Embedded Memories," *IEEE Transactions on Device and Materials Reliability*, vol. 17, no. 1, pp. 80-89, 2017, doi: 10.1109/tdmr.2017.2659760.
- [7] A. Mishra *et al.*, "Multilayer graphene as charge storage layer in floating gate flash memory," presented at the 4th Internation IEEE Memory Workshop (IMW), 2012, 2012.
- [8] W. T. Navaraj *et al.*, "Nanowire FET Based Neural Element for Robotic Tactile Sensing Skin," (in English), *Frontiers in Neuroscience*, Original Research vol. 11, no. 501, 2017-September-20 2017, doi: 10.3389/fnins.2017.00501.
- [9] M. Soni, A. Soni, and S. K. Sharma, "Nitrogen doped multilayer photo catalytically reduced graphene oxide floating gate: Al/PMMA/NrGO/SiO 2/p–Si/Au based hybrid gate stack for non volatile memory applications," *Organic Electronics*, vol. 51, pp. 48-53, 2017, doi: http://dx.doi.org/10.1016/j.orgel.2017.09.011.
- [10] ITRS, "International Technology Roadmap for Semiconductors. 2015, update, available on-line at <u>http://www.itrs.net/reports.html</u>," *Executive Summary. Semiconductor Industry Association*, 2015.
- [11] P. Gupta, M. Soni, and S. K. Sharma, "Alternate lanthanum oxide/silicon oxynitride-based gate stack performance enhancement due to ultrathin oxynitride interfacial layer for CMOS applications," *Journal of Materials Science: Materials in Electronics*, pp. 1-10, 2019.
- [12] D. K. Sharma, R. Khosla, and S. K. Sharma, "Multilevel metal/Pb(Zr0.52Ti0.48)O3/TiOxNy/Si for next generation FeRAM technology node," *Solid-State Electronics*, vol. 111, pp. 42-46, 2015, doi: 10.1016/j.sse.2015.04.006.
- [13] S. Jung, S. Hwang, and J. Yi, "Memory properties of oxide–nitride– oxynitride stack structure using ultra-thin oxynitrided film as tunneling layer for nonvolatile memory device on glass," *Thin Solid Films*, vol. 517, no. 1, pp. 362-364, 2008.
- [14] P. Kumar, R. Khosla, and S. K. Sharma, "Nanoscale investigations: Surface potential of rare-earth oxide (Re2O3) thin films by kelvin probe

force microscopy for next generation CMOS technology," *Surfaces and Interfaces*, vol. 4, pp. 69-76, 2016, doi: 10.1016/j.surfin.2016.08.003.

- [15] M. Soni, A. Soni, and S. K. Sharma, "Integration of graphene oxide buffer layer/graphene floating gate for wide memory window in Pt/Ti/Al2O3/GO/graphene/SiO2/p-Si/Au non-volatile (FLASH) applications," *Applied Physics Letters*, vol. 112, no. 25, p. 252102, 2018, doi: 10.1063/1.5030020.
- [16] X. Guo and T. Ma, "Tunneling leakage current in oxynitride: Dependence on oxygen/nitrogen content," *IEEE Electron Device Letters*, vol. 19, no. 6, pp. 207-209, 1998.
- [17] R. Mroczyński and R. Beck, "Silicon oxynitride layers fabricated by Plasma Enhanced Chemical Vapor Deposition (PECVD) for CMOS devices," *ECS Transactions*, vol. 25, no. 8, pp. 797-804, 2009.
- [18] J. Rozen *et al.*, "Increase in oxide hole trap density associated with nitrogen incorporation at the SiO2/SiC interface," *Journal of Applied Physics*, vol. 103, no. 12, p. 124513, 2008, doi: 10.1063/1.2940736.
- [19] C. Coluzza, C. Gianetti, G. Fortunato, P. Perfetti, C. Quaresima, and M. Capozi, "Silicon oxynitride and silicon oxynitride-silicon interface: a photoemission study," *IEEE Transactions on Electron Devices*, vol. 36, no. 12, pp. 2821-2824, 1989, doi: 10.1109/16.40931.
- [20] H.-H. Tseng, "Silicon Oxynitride Gate Dielectric for Reducing Gate Leakage and Boron Penetration Prior to High-k Gate Dielectric Implementation," in *High Dielectric Constant Materials*: Springer, 2005, pp. 195-220.
- [21] S. Wang, J. Pu, D. S. Chan, B. J. Cho, and K. P. Loh, "Wide memory window in graphene oxide charge storage nodes," *Applied Physics Letters*, vol. 96, no. 14, p. 143109, 2010.
- [22] X. B. Lu and J. Y. Dai, "Memory effects of carbon nanotubes as charge storage nodes for floating gate memory applications," *Applied Physics Letters*, vol. 88, no. 11, p. 113104, 2006, doi: 10.1063/1.2179374.
- [23] D. A. Buchanan, "Scaling the gate dielectric: Materials, integration, and reliability," *IBM Journal of Research and Development*, vol. 43, no. 3, pp. 245-264, 1999, doi: 10.1147/rd.433.0245.
- [24] E. P. Gusev, H.-C. Lu, E. L. Garfunkel, T. Gustafsson, and M. L. Green, "Growth and characterization of ultrathin nitrided silicon oxide films," *IBM journal of research and development*, vol. 43, no. 3, pp. 265-286, 1999.
- [25] H. Lee, K. Paeng, and I. S. Kim, "A review of doping modulation in graphene," *Synthetic Metals*, vol. 244, pp. 36-47, 2018.
- [26] H. Pinto and A. Markevich, "Electronic and electrochemical doping of graphene by surface adsorbates," *Beilstein journal of nanotechnology*, vol. 5, no. 1, pp. 1842-1848, 2014.
- [27] R. Soni, K. Palit, M. Soni, R. Kumar, and K. Sharma, Satinder; "Highly sensitive electrochemical sensing of neurotransmitter dopamine from scalable UV irradiation-based nitrogen-doped reduced graphene oxidemodified electrode," *Bull. Mater. Sci.*, vol. Just Accepted, pp. 1-11, 2020, doi: <u>https://doi.org/10.1007/s12034-020-02091-w</u>.
- [28] H. Wang, T. Maiyalagan, and X. Wang, "Review on Recent Progress in Nitrogen-Doped Graphene: Synthesis, Characterization, and Its Potential Applications," ACS Catalysis, vol. 2, no. 5, pp. 781-794, 2012, doi: 10.1021/cs200652y.
- [29] R. I. Jafri, N. Rajalakshmi, and S. Ramaprabhu, "Nitrogen doped graphene nanoplatelets as catalyst support for oxygen reduction reaction in proton exchange membrane fuel cell," *Journal of Materials Chemistry*, vol. 20, no. 34, pp. 7114-7117, 2010.
- [30] D. He, Y. Jiang, H. Lv, M. Pan, and S. Mu, "Nitrogen-doped reduced graphene oxide supports for noble metal catalysts with greatly enhanced activity and stability," *Applied Catalysis B: Environmental*, vol. 132, pp. 379-388, 2013.
- [31] S. Seo, Y. Yoon, J. Lee, Y. Park, and H. Lee, "Nitrogen-doped partially reduced graphene oxide rewritable nonvolatile memory," *ACS nano*, vol. 7, no. 4, pp. 3607-3615, 2013.
- [32] H. Alles, J. Aarik, J. Kozlova, A. Niilisk, R. Rammula, and V. Sammelselg, "Atomic layer deposition of high-k oxides on graphene," *Graphene–Synthesis, Characterization, Properties and Applications, JR Gong, ed.(InTech, 2011)*, pp. 99-114, 2011.
- [33] M. Soni, T. Arora, R. Khosla, P. Kumar, A. Soni, and S. K. Sharma, "Integration of Highly Sensitive Oxygenated Graphene With Aluminum Micro-Interdigitated Electrode Array Based Molecular Sensor for Detection of Aqueous Fluoride Anions," *IEEE Sensors Journal*, vol. 16, no. 6, pp. 1524-1531, 2016.
- [34] M. Soni, P. Kumar, J. Pandey, S. K. Sharma, and A. Soni, "Scalable and site specific functionalization of reduced graphene oxide for circuit elements and flexible electronics," *Carbon*, vol. 128, pp. 172-178, 2018.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TDMR.2020.3010267, IEEE Transactions on Device and Materials Reliability

> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <

- [35] S. Choudhary, M. Soni, and S. K. Sharma, "Low voltage & controlled switching of MoS2-GO resistive layers based ReRAM for non-volatile memory applications," *Semiconductor Science and Technology*, vol. 34, no. 8, p. 085009, 2019/07/17 2019, doi: 10.1088/1361-6641/ab2c09.
- [36] M. Soni, P. Kumar, R. Kumar, S. K. Sharma, and A. Soni, "Photocatalytic reduction of oxygenated graphene dispersions for supercapacitor applications," *Journal of Physics D: Applied Physics*, vol. 50, 2017.
- [37] G. Muralidharan, N. Bhat, and V. Santhanam, "Scalable processes for fabricating non-volatile memory devices using self-assembled 2D arrays of gold nanoparticles as charge storage nodes," *Nanoscale*, vol. 3, no. 11, pp. 4575-9, Nov 2011, doi: 10.1039/c1nr10884k.
- [38] D. Wei, Y. Liu, Y. Wang, H. Zhang, L. Huang, and G. Yu, "Synthesis of N-Doped Graphene by Chemical Vapor Deposition and Its Electrical Properties," *Nano letters*, vol. 9, no. 5, pp. 1752-1758, 2009/05/13 2009, doi: 10.1021/nl803279t.



Mahesh Soni (S'16, M'2020) received his master's degree in VLSI design from Malaviya National Institute of Technology Jaipur, India in 2012 and PhD from Indian Institute of Technology Mandi, India in 2018. He was a postdoctoral fellow (2018 – 2020) at University of Glasgow, Glasgow (U.K.). Presently he is a post-doctoral fellow at Lancaster University, Lancaster (U.K.). His research interests include fabrication of flexible electronic and memory (Memristors/ReRAM, FLASH, non-volatile

compound semiconductor (III-V)) devices, wearable sensors and printed electronics.



Ajay Soni received his Ph.D. degree from the UGC DAE Consortium for Scientific Research, Indore, India, in 2009, on the study of physical properties of nanomaterials. From 2009 to 2013, he was a Post-Doctoral Research Fellow with Nanyang Technological University, and National University of Singapore, Singapore. He is currently an Associate Professor with the School of Basic Sciences, Indian Institute of Technology Mandi, India. His current

6

research interests include nanomaterials and mesoscopic physics, low-temperature physics, thermoelectric, and optoelectronic chalcogenide materials.



Satinder K. Sharma was born in Himachal Pradesh, India, in 1978. He received the Master of Science in Physics (Electronic Science) from Himachal Pradesh University, Shimla, India, in 2002 and the Ph.D. degree from Department of Electronic Science, Kurukshetra University, Kurukshetra, India, in 2007. From 2007 to 2010, he was a Postdoctoral Fellow at the DST Unit on Nanoscience and

Nanotechnology, Dept. CHE, Indian Institute of Technology (IIT) Kanpur, Kanpur, India. From 2010 to 2012 he worked as faculty in the Electronics and Microelectronics Division, Indian Institute of Information Technology (IIIT), Allahabad, India. From 2012 onwards, he has been working as a faculty in the School of Computing and Electrical Engineering (SCEE), at Indian Institute of Technology (IIT), Mandi, (Himachal Pradesh), India. His current research interests include microelectronics circuits and system, CMOS device, fabrication and characterization, nano/microfabrication and design, polymer nanocomposite, sensors, photovoltaic, and self-assembly.